ACM Home Page

Searching within The Guide for: PrimaryCCS:C1  (start a new search)

Found 8,646 of 1,394,228

REFINE YOUR SEARCH

ADVANCED SEARCH
Advanced search.  Advanced Search

FEEDBACK
Please provide us with feedback. Please provide us with feedback

Found 8,646 of 1,394,228

Results 1 - 20 of 8,646
Sort by in
Result page: 1   2   3   4   5   6   7   8   9   10    next    >>
1
Bluetooth Communication Employing Antenna Diversity
June 2003
ISCC '03: Proceedings of the Eighth IEEE International Symposium on Computers and Communications
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

In order to cope with the environmental impacts onBluetooth data transmission diversity techniques wereexamined. A Bluetooth antenna diversity demonstratorwas developed. Extensive experimental investigationsdocumenting the significant improvements of ...

2
A Mathematical Model and Scheduling Heuristics for Satisfying Prioritized Data Requests in an Oversubscribed Communication Network
September 2000
IEEE Transactions on Parallel and Distributed Systems , Volume 11 Issue 9
Publisher: IEEE Press
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 7

Abstract¿Providing up-to-date input to users' applications is an important data management problem for a distributed computing environment, where each data storage location and intermediate node may have specific data available, storage limitations, ...


Keywords: Communication network, data management, Dijkstra's multiple-source shortest-path algorithm, distributed processing, heterogeneous computing, scheduling heuristics.
3
Vector Processing as a Soft Processor Accelerator
June 2009
Transactions on Reconfigurable Technology and Systems (TRETS) , Volume 2 Issue 2
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (1.39 MB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 43,   Downloads (12 Months): 142,   Downloads (Overall): 142,    Citation Count: 0

Current FPGA soft processor systems use dedicated hardware modules or accelerators to speed up data-parallel applications. This work explores an alternative approach of using a soft vector processor as a general-purpose accelerator. The approach has ...


Keywords: Computer architecture, embedded processor, multimedia processing, parallelism, soft processor, vector processor
4
Corrigenda: “Pipeline Architecture”
December 1978
Computing Surveys (CSUR) , Volume 10 Issue 4
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (62.74 KB)
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): 5,   Downloads (12 Months): 26,   Downloads (Overall): 198,    Citation Count: 0
5
A new pipelined systolic array-based architecture for matrix inversion in FPGAS with Kalman filter case study
January 2006
EURASIP Journal on Applied Signal Processing , Volume 2006
Publisher: Hindawi Publishing Corp.
Full text available: PdfPdf (838.90 KB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 6,   Downloads (12 Months): 30,   Downloads (Overall): 102,    Citation Count: 0

A new pipelined systolic array-based (PSA) architecture for matrix inversion is proposed. The pipelined systolic array (PSA) architecture is suitable for FPGA implementations as it efficiently uses available resources of an FPGA. It is scalable for different ...

6
Scalable custom instructions identification for instruction-set extensible processors
September 2004
CASES '04: Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Publisher: ACM
Full text available: PdfPdf (296.63 KB)
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 6,   Downloads (12 Months): 47,   Downloads (Overall): 585,    Citation Count: 26

Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. However, it is computationally expensive to automatically select the optimal set of custom instructions. Therefore, heuristic ...


Keywords: ASIPs, customizable processors, instruction-set extensions, subgraph enumeration algorithm
7
Location prediction algorithms for mobile wireless systems
January 2003
Wireless internet handbook
Publisher: CRC Press, Inc.
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 4

Predicting the location of a mobile wireless user is an inherently interesting and challenging problem. Location prediction has received increasing interest over the past decade, driven by applications in location management, call admission control, ...

8
New approach on power efficiency of a RISC processor
August 2008
AIC'08: Proceedings of the 8th conference on Applied informatics and communications
Publisher: World Scientific and Engineering Academy and Society (WSEAS)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

Most often, for a digital electronic device, the consumed power is indicated as an average value without explicitly expressing the functional conditions under which this power was measured. This is also true for microprocessors. For a large part of the ...


Keywords: RISC processors, energetic efficiency, leakage currents, power consumption
9
On Self-Routing in Benes and Shuffle-Exchange Networks
September 1991
IEEE Transactions on Computers , Volume 40 Issue 9
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 6

The authors present self-routing algorithms for realizing the class of linear permutations in various multistage networks such as Benes and 2n-stage shuffle-exchange. Linear permutations are useful in providing fast access of data arrays. In the first ...


Keywords: Benes networks, interconnection networks, multiprocessor interconnection networks., network self-routing, self-routing algorithms, shuffle-exchange networks
10
On improving the performance of IEEE 802.11 with relay-enabled PCF
August 2004
Mobile Networks and Applications , Volume 9 Issue 4
Publisher: Kluwer Academic Publishers
Full text available: PdfPdf (594.85 KB)
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 3,   Downloads (12 Months): 39,   Downloads (Overall): 586,    Citation Count: 4

Integrating wireless LAN (WLAN) techniques with the third generation cellular networks has become a promising way to improve the performance of wireless systems. As WLANs play an important role in such heterogeneous systems, the performance of WLANs ...


Keywords: IEEE 802.11, media access control, rate adaptation, relay
11
The art of multiprocessor programming
July 2006
PODC '06: Proceedings of the twenty-fifth annual ACM symposium on Principles of distributed computing
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (27.70 KB)
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): 18,   Downloads (12 Months): 183,   Downloads (Overall): 786,    Citation Count: 0

Computer architecture is about to undergo, if not another revolution, then a vigorous shaking-up. The major chip manufacturers have, for the time being, simply given up trying to make processors run faster. Instead, they have recently started shipping ...

12
Computer architecture simulation models
June 2006
ITICSE '06: Proceedings of the 11th annual SIGCSE conference on Innovation and technology in computer science education
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (94.12 KB)
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): 8,   Downloads (12 Months): 42,   Downloads (Overall): 175,    Citation Count: 0

Simulation models of a variety of computer architectures have been created using HASE, a Hierarchical Computer Architecture design and Simulation Environment. Some of these models were previously available as applets but using the models directly in ...


Keywords: computer architecture simulation

Also published in:
September 2006 SIGCSE Bulletin Volume 38 Issue 3
13
Performance evaluation of combining data migration and method migration in object database environments
January 2002
ADC '02: Proceedings of the 13th Australasian database conference - Volume 5 , Volume 5
Publisher: Australian Computer Society, Inc.
Full text available: PdfPdf (796.12 KB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 1,   Downloads (12 Months): 18,   Downloads (Overall): 431,    Citation Count: 0

In this paper, we discuss efficient combinations of data migration processing and method migration processing in object database environments. When we have multiple servers and clients, it is practical to decide at a client which of the two ways should ...


Keywords: data migration, distributed methods, distributed processing, method migration, object databases, performance evaluation

Also published in:
January 2002 Australian Computer Science Communications Volume 24 Issue 2
14
Non-contiguous processor allocation algorithms for distributed memory multicomputers
December 1994
Supercomputing '94: Proceedings of the 1994 conference on Supercomputing
Publisher: IEEE Computer Society Press
Full text available: PdfPdf (1.01 MB)
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 3,   Downloads (12 Months): 5,   Downloads (Overall): 184,    Citation Count: 6

Current processor allocation techniques for highly parallel systems have thus far been restricted to contiguous allocation strategies for which performance suffers significantly due to the inherent problem of fragmentation. We are investigating processor ...

15
The RP3 program visualization environment
September 1991
IBM Journal of Research and Development , Volume 35 Issue 5-6
Publisher: IBM Corp.
Additional Information:full citation, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 9
16
Hierarchical FPGA Clustering Based on a Multilevel Partitioning Approach to Improve Routability and Reduce Power Dissapation
September 2005
RECONFIG '05: Proceedings of the 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05) on Reconfigurable Computing and FPGAs
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

We present a routability-driven top-down clustering technique for area and power reduction in clustered FPGAs. This technique is based on a multilevel partitioning approach. It leads to better device utilization, savings in area, and reduction in power ...

17
SP2 system architecture
April 1995
IBM Systems Journal , Volume 34 Issue 2
Publisher: IBM Corp.
Additional Information:full citation, cited by, index terms, review
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 38
18
The Functional Approach to Data Management: Modeling, Analyzing, and Integrating Heterogeneous Data
February 2004
The Functional Approach to Data Management: Modeling, Analyzing, and Integrating Heterogeneous Data
Publisher: SpringerVerlag
Additional Information:full citation, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 1
19
Software Processing Performance in Network Processors
February 2004
DATE '04: Proceedings of the conference on Design, automation and test in Europe - Volume 3 , Volume 3
Publisher: IEEE Computer Society
Full text available: PdfPdf (126.22 KB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 0,   Downloads (12 Months): 14,   Downloads (Overall): 73,    Citation Count: 1

To meet the demand for higher performance, flexibility, and economy in today's state-of-the-art networks, an alternative to the ASICs that traditionally were used to implement packet-processing functions in hardware, called network processors (NPs), ...

20
Combining Program Recovery, Auto-Parallelisation and Locality Analysis for C Programs on Multi-Processor Embedded Systems
September 2003
PACT '03: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 2

This paper develops a complete auto-parallelisation approach for multiple-address space digital signal processors (DSPs). It combines a pointer conversion technique with a new modulo elimination transformation. This is followed by a combined parallelisation ...

Result page: 1   2   3   4   5   6   7   8   9   10    next    >>