ADVANCED SEARCH
Advanced Search
FEEDBACK
Please provide us with feedback
Found 6,427 of 1,394,228
|
|
Results 1 - 20 of 6,427
|
|
|
Result page:
1
2
3
4
5
6
7
8
9
10
next
>>
|
|
|
1
|
|
Bluetooth Communication Employing Antenna Diversity
|
|
June 2003
|
|
ISCC '03: Proceedings of the Eighth IEEE International Symposium on Computers and Communications
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
In order to cope with the environmental impacts onBluetooth data transmission diversity techniques wereexamined. A Bluetooth antenna diversity demonstratorwas developed. Extensive experimental investigationsdocumenting the significant improvements of ...
|
|
2
|
|
3
|
|
4
|
|
A General Look at Building Applications for Mobile Devices
|
|
September 2005
|
|
IEEE Distributed Systems Online
, Volume 6 Issue 9
|
|
Publisher: IEEE Educational Activities Department
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
A review of Mobile Applications: Architecture, Design, and Development by Valentino Lee, Heather Schneider, and Robbie Schell.
Keywords: mobile applications, architecture, design, development
|
|
5
|
|
A new pipelined systolic array-based architecture for matrix inversion in FPGAS with Kalman filter case study
|
|
January 2006
|
|
EURASIP Journal on Applied Signal Processing
, Volume 2006
|
|
Publisher: Hindawi Publishing Corp.
|
|
Full text available: |
Pdf
(838.90 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 30, Downloads (Overall): 102, Citation Count: 0 |
 |
|
A new pipelined systolic array-based (PSA) architecture for matrix inversion is proposed. The pipelined systolic array (PSA) architecture is suitable for FPGA implementations as it efficiently uses available resources of an FPGA. It is scalable for different ...
|
|
6
|
|
An Opto-VLSI Based Tunable Fiber Ring Laser
|
|
January 2006
|
|
DELTA '06: Proceedings of the Third IEEE International Workshop on Electronic Design, Test and Applications
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
We demonstrate a novel Opto-VLSI tunable fiber ring laser structure in which an Opto-VLSI processor driven by steering phase holograms dynamically selects the lasing wavelengths. A proof-of-concept tunable fiber ring laser which has a wavelength tuning ...
Keywords: Opto-VLSI processing, Erbium-doped fiber (EDF), tunable fiber laser.
|
|
7
|
|
Scalable custom instructions identification for instruction-set extensible processors
|
|
September 2004
|
|
CASES '04: Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
|
|
Publisher: ACM
|
|
Full text available: |
Pdf
(296.63 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 47, Downloads (Overall): 585, Citation Count: 26 |
 |
|
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. However, it is computationally expensive to automatically select the optimal set of custom instructions. Therefore, heuristic ...
Keywords: ASIPs, customizable processors, instruction-set extensions, subgraph enumeration algorithm
|
|
8
|
|
Partial and Dynamic Reconfiguration of FPGAs: a top down design methodology for an automatic implementation
|
|
March 2006
|
|
ISVLSI '06: Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 3 |
 |
|
Dynamic and partial reconfiguration of FPGAs enables systems to adapt to changing demands. This paper concentrates on how to take into account specificities of partially reconfigurable components during the high level Adequation Algorithm Architecture ...
|
|
9
|
|
TiltType: accelerometer-supported text entry for very small devices
|
|
October 2002
|
|
UIST '02: Proceedings of the 15th annual ACM symposium on User interface software and technology
|
Publisher: ACM
Request Permissions
|
|
Full text available: |
Mov
(119.00 bytes),
Pdf
(304.32 KB),
Wmv
(119.00 bytes)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 17, Downloads (12 Months): 96, Downloads (Overall): 1353, Citation Count: 19 |
 |
|
TiltType is a novel text entry technique for mobile devices. To enter a character, the user tilts the device and presses one or more buttons. The character chosen depends on the button pressed, the direction of tilt, and the angle of tilt. TiltType consumes ...
Keywords: accelerometer applications, input/output devices, interaction techniques, mobile devices, text entry, wearable computing, wristwatch computers
|
|
10
|
|
Location prediction algorithms for mobile wireless systems
|
|
January 2003
|
|
Wireless internet handbook
|
|
Publisher: CRC Press, Inc.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 4 |
 |
|
Predicting the location of a mobile wireless user is an inherently interesting and challenging problem. Location prediction has received increasing interest over the past decade, driven by applications in location management, call admission control, ...
|
|
11
|
|
Wireless Networks: Volume 7 Issue 2
|
|
March 2001
|
|
Wireless Networks
|
|
Publisher: Kluwer Academic Publishers
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
|
|
|
12
|
|
On improving the performance of IEEE 802.11 with relay-enabled PCF
|
|
August 2004
|
|
Mobile Networks and Applications
, Volume 9 Issue 4
|
|
Publisher: Kluwer Academic Publishers
|
|
Full text available: |
Pdf
(594.85 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 39, Downloads (Overall): 586, Citation Count: 4 |
 |
|
Integrating wireless LAN (WLAN) techniques with the third generation cellular networks has become a promising way to improve the performance of wireless systems. As WLANs play an important role in such heterogeneous systems, the performance of WLANs ...
Keywords: IEEE 802.11, media access control, rate adaptation, relay
|
|
13
|
|
Robust Low Power CMOS Single-Ended to Fully-Balanced Converter Circuits
|
|
May 1999
|
|
Analog Integrated Circuits and Signal Processing
, Volume 19 Issue 2
|
|
Publisher: Kluwer Academic Publishers
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
In this paper two novel single-ended-input fully-balanced-output circuits (SFC), namely unbuffered and buffered SFCs, are proposed for input interface to fully balanced signal processing systems. The unbuffered SFC overcomes the drawback of uncontrollable ...
Keywords: analog interface circuits, common mode feedback, fully balanced MOS circuits, mixed-signal CMOS, power supply rejection, translinear MOS circuits
|
|
14
|
|
A rate control mechanism for energy efficient many-to-one communication
|
|
January 2005
|
|
SIGMOBILE Mobile Computing and Communications Review
, Volume 9 Issue 1
|
|
Publisher: ACM
|
|
Full text available: |
Pdf
(182.63 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 2, Downloads (12 Months): 15, Downloads (Overall): 190, Citation Count: 0 |
 |
|
The many-to-one communication paradigm is extremely relevant in the emerging contexts of hybrid wireless networks as well as data gathering sensor networks. In this model of communication the point of data-convergence (base-station) becomes a bottleneck, ...
|
|
15
|
|
Load-store optimization for software pipelining
|
|
March 2000
|
|
SIGARCH Computer Architecture News
, Volume 28 Issue 1
|
|
Publisher: ACM
|
|
Full text available: |
Pdf
(620.94 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 1, Downloads (12 Months): 8, Downloads (Overall): 139, Citation Count: 0 |
 |
|
Software pipelining can generate efficient schedules for loop by overlapping the execution of operations from different iterations in order to exploit maximum Instruction Level Parallelism (ILP). Code optimization can decrease total number of calculations ...
Keywords: Instruction Level Parallelism, code generation, load-store optimization, software pipelining
|
|
16
|
|
Hierarchical FPGA Clustering Based on a Multilevel Partitioning Approach to Improve Routability and Reduce Power Dissapation
|
|
September 2005
|
|
RECONFIG '05: Proceedings of the 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05) on Reconfigurable Computing and FPGAs
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
We present a routability-driven top-down clustering technique for area and power reduction in clustered FPGAs. This technique is based on a multilevel partitioning approach. It leads to better device utilization, savings in area, and reduction in power ...
|
|
17
|
|
PIPE: a high performance VLSI processor implementation
|
|
June 1987
|
|
Advances in VLSI and Computer Systems
, Volume 2 Issue 1-2
|
|
Publisher: Computer Science Press, Inc.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 3 |
 |
|
|
|
|
18
|
|
Architectures and VLSI Implementations of the AES-Proposal Rijndael
|
|
December 2002
|
|
IEEE Transactions on Computers
, Volume 51 Issue 12
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 2 |
 |
|
Abstract¿Two architectures and VLSI implementations of the AES Proposal, Rijndael, are presented in this paper. These alternative architectures are operated both for encryption and decryption process. They reduce the required hardware resources and achieve ...
Keywords: AES, Rijndael, secret key ciphers, security, pipelining architectures.
|
|
19
|
|
Image recognition with an analog neural net chip
|
|
February 1995
|
|
Machine Vision and Applications
, Volume 8 Issue 2
|
|
Publisher: Springer-Verlag New York, Inc.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
 |
|
|
Keywords: analog, image recognition, neural net chip, training, weight perturbation
|
|
20
|
|
|
Result page:
1
2
3
4
5
6
7
8
9
10
next
>>
|
|
|
|