ACM Home Page

Searching within The Guide for: CCS:B3  (start a new search)

Found 6,812 of 1,394,228

REFINE YOUR SEARCH

ADVANCED SEARCH
Advanced search.  Advanced Search

FEEDBACK
Please provide us with feedback. Please provide us with feedback

Found 6,812 of 1,394,228

Results 1 - 20 of 6,812
Sort by in
Result page: 1   2   3   4   5   6   7   8   9   10    next    >>
1
Experiments in Optimizing FP
April 1988
IEEE Transactions on Software Engineering , Volume 14 Issue 4
Publisher: IEEE Press
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

FPOPT, a globally optimizing compiler for FP, was built to study the efficiency of compiling a functional programming language by translating it into an intermediate language and then optimizing that intermediate language. This paper describes the FPOPT ...


Keywords: Coupling, FP, functional programming, optimization.
2
System timing sets microprocessor performance
March 1987
Computer Design , Volume 26 Issue 6
Publisher: Penn Well Publishing Company
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0
3
CDROM catalogs—evaluating lepac and looking ahead
September 1987
Online , Volume 11 Issue 5
Publisher: Online Inc.
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0
4
I/O subsystem configurations for ESA: new roles for processor storage
April 1993
IBM Systems Journal , Volume 32 Issue 2
Publisher: IBM Corp.
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 3

I/O subsystem configurations are dictated by the storage and I/O requirements of the specific applications that use the disk hardware. Treating the latter requirement as a given, however, draws a boundary at the channel interface that is not well-suited ...

5
A cache coherence protocol for MIN-based multiprocessors
June 1994
The Journal of Supercomputing , Volume 8 Issue 2
Publisher: Kluwer Academic Publishers
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

Keywords: cache coherence, caches, mean value analysis, multiprocessor system, multistage interconnection network, split cache
6
Motorola 88200
June 1992
A guide to RISC microprocessors
Publisher: Academic Press Professional, Inc.
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0
7
Business Periodicals Ondisc: how full-text availability affects the library
May 1995
Computers in Libraries , Volume 15 Issue 5
Publisher: Information Today, Inc.
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0
8
Organization of array data for concurrent memory access
January 1988
MICRO 21: Proceedings of the 21st annual workshop on Microprogramming and microarchitecture
Publisher: IEEE Computer Society Press
Full text available: PdfPdf (394.37 KB)
Additional Information:full citation, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 7,   Downloads (12 Months): 9,   Downloads (Overall): 123,    Citation Count: 4
9
eRAID: Conserving Energy in Conventional Disk-Based RAID System
March 2008
IEEE Transactions on Computers , Volume 57 Issue 3
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

Recently energy consumption becomes an ever critical concern for both low-end and high-end storage servers and data centers. A majority of existing energy conservation solutions resort to multispeed disks. However, most of current server systems are ...


Keywords: Input/Output Devices, Parallel I/O, Queuing theory, Correlation and regression analysis, energy efficiency, power, disk, RAID, queueing model, storage, redundancy.
10
Design of a decompressor engine on a SPARC processor
September 2005
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design
Publisher: ACM
Full text available: PdfPdf (130.36 KB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 3,   Downloads (12 Months): 10,   Downloads (Overall): 118,    Citation Count: 0

Code compression, initially conceived as an effective technique to reduce code size in embedded systems, today also brings advantages in terms of performance and energy consumption, due to an increase in the cache hit ratio. This paper proposes the design ...


Keywords: code compression, performance
11
Characterizing Distributed Shared Memory Performance: A Case Study of the Convex SPP1000
February 1998
IEEE Transactions on Parallel and Distributed Systems , Volume 9 Issue 2
Publisher: IEEE Press
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 4

Abstract¿In a distributed shared memory (DSM) multiprocessor, the processors cooperate in solving a parallel application by accessing the shared memory. The latency of a memory access depends on several factors, including the distance to the nearest ...


Keywords: Performance evaluation, memory performance, communication performance, microbenchmarking, distributed shared memory, Convex SPP1000.
12
Software thermal management of dram memory for multicore systems
June 2008
SIGMETRICS '08: Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (881.08 KB)
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): 18,   Downloads (12 Months): 161,   Downloads (Overall): 240,    Citation Count: 1

Thermal management of DRAM memory has become a critical issue for server systems. We have done, to our best knowledge, the first study of software thermal management for memory subsystem on real machines. Two recently proposed DTM (Dynamic Thermal Management) ...


Keywords: DRAM memories, thermal management
13
Parallel volume rendering on a single-chip SIMD architecture
October 2001
PVG '01: Proceedings of the IEEE 2001 symposium on parallel and large-data visualization and graphics
Publisher: IEEE Press
Full text available: PdfPdf (438.37 KB)
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 12,   Downloads (12 Months): 45,   Downloads (Overall): 432,    Citation Count: 3

Volume rendering has great potential for parallelization due to the tremendous number of computations necessary. Besides the enormous computational power needed, the memory interface is usually of crucial importance and frequently the bottleneck.This ...


Keywords: Parallel Processing, Ray Casting, Volume Rendering
14
Hierarchical parallel memory systems and multiperiodic skewing schemes
October 1989
Journal of Parallel and Distributed Computing , Volume 7 Issue 2
Publisher: Academic Press, Inc.
Additional Information:full citation, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 1
15
Recoverable Distributed Shared Virtual Memory
April 1990
IEEE Transactions on Computers , Volume 39 Issue 4
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 22

The problem of rollback recovery in distributed shared virtual environments, in which the shared memory is implemented in software in a loosely coupled distributed multicomputer system, is examined. A user-transparent checkpointing recovery scheme and ...


Keywords: distributed processing, distributed shared virtual environments, loosely coupled distributed multicomputer system, memory coherence protocol, rollback recovery, storage management, twin-page disk storage management technique, user-transparent checkpointing recovery scheme, virtual memory, virtual storage.
16
Editor's Note
July 2005
IEEE Transactions on Computers , Volume 54 Issue 7
Publisher: IEEE Computer Society
Full text available: Publisher SitePublisher Site
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0
17
Data placement in shared-virtual-memory multiprocessors with nonuniform memory access times
January 1992
Data placement in shared-virtual-memory multiprocessors with nonuniform memory access times
Publisher: Michigan State University
Additional Information:full citation, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

Keywords: virtual memory
18
Hardware implementation issues of data prefetching
July 1995
ICS '95: Proceedings of the 9th international conference on Supercomputing
Publisher: ACM Request Permissions Request Permissions   
Full text available: PdfPdf (984.40 KB)
Additional Information:full citation, references, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): 1,   Downloads (12 Months): 12,   Downloads (Overall): 159,    Citation Count: 3
19
High-performance high-integrity system design: architectural tradeoff methodologies and a cache error recovery protocol
January 1993
High-performance high-integrity system design: architectural tradeoff methodologies and a cache error recovery protocol
Publisher: University of Washington
Additional Information:full citation, cited by, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 1
20
Testing Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy
October 2000
Journal of Electronic Testing: Theory and Applications , Volume 16 Issue 5
Publisher: Kluwer Academic Publishers
Full text available: Publisher SitePublisher Site
Additional Information:full citation, abstract, references, index terms
Bibliometrics:  Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Downloads (Overall): n/a,    Citation Count: 0

A two-port memory contains two duplicated sets of address decoders, which operate independently. Testing such memories requires the use of single-port tests as well as special two-port tests; the test strategy determines which tests have to be used. ...


Keywords: address decoder faults, fault coverage, fault models, march tests, multi-port memories, read-only ports, single-port memories, write-only ports
Result page: 1   2   3   4   5   6   7   8   9   10    next    >>