ADVANCED SEARCH
Advanced Search
FEEDBACK
 Please provide us with feedback
Found 58,127 of 1,394,228
|
|
Results 1 - 20 of 58,127
|
|
|
Result page:
1
2
3
4
5
6
7
8
9
10
next
>>
|
|
|
1
|
|
A programmable multi-language generator for CoDesign
|
|
February 1998
|
|
DATE '98: Proceedings of the conference on Design, automation and test in Europe
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 3, Downloads (Overall): 66, Citation Count: 0 |
 |
|
This paper presents an innovative technique to efficiently develop hardware and software code generators. The specification model is first converted into its equivalent data structure. Target programs result from a set of transformation rules applied ...
Keywords: CoDesign, meta-generator, code generator
|
|
2
|
|
Engineering Design of the Convex C2
|
|
January 1989
|
|
Computer
, Volume 22 Issue 1
|
|
Publisher: IEEE Computer Society Press
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 4 |
|
|
The Convex C220 and C240 supercomputers are a family of 64-bit multiprocessors, tightly coupled through a shared main memory. Each processor contains an integrated vector processor. All processor features, including the vector processor, are controlled ...
|
|
3
|
|
Recent developments in X-ray lithography systems
|
|
December 1986
|
|
Microelectronic Engineering
, Volume 5 Issue 1-4
|
|
Publisher: Elsevier Science Ltd.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
|
|
|
4
|
|
5
|
|
Self-assembly patterning of epitaxial CoSi2 wires
|
|
January 2002
|
|
Microelectronic Engineering
, Volume 60 Issue 1
|
|
Publisher: Elsevier Science Ltd.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 1 |
|
|
We have investigated a self-assembly process for patterning epitaxial CoSi2 nanowires using local oxidation of silicides (LOCOSI). This involves single-crystalline, epitaxial CoSi2 grown on Si(100) by molecular beam allotaxy (MBA). ...
Keywords: CoSi 2, epitaxy, nanopatterning, nanowires, silicides
|
|
6
|
|
Design Scan Test Strategy for Single Phase Dynamic Circuits
|
|
November 2003
|
|
DFT '03: Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
The mixed static-dynamic circuits are widely used to design high-performance circuits (e.g. ALU, communication circuit etc), among them the most famous one is the True Single-PhaseClocked (TSPC) dynamic circuits. The TSPC is often used to design high-speed ...
|
|
7
|
|
Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement
|
|
June 2008
|
|
DAC '08: Proceedings of the 45th annual Design Automation Conference
|
Publisher: ACM
 Request Permissions
|
|
Full text available: |
 Pdf
(483.09 KB)
|
|
|
| Bibliometrics: Downloads (6 Weeks): 26, Downloads (12 Months): 159, Downloads (Overall): 202, Citation Count: 3 |
|
|
Magnetic Random Access Memory (MRAM) has been considered as a promising memory technology due to many attractive properties. Integrating MRAM with CMOS logic may incur extra manufacture cost, due to its hybrid magnetic-CMOS fabrication process. Stacking ...
Keywords: 3D stacking, MRAM
|
|
8
|
|
Coding schemes for chip-to-chip interconnect applications
|
|
April 2006
|
|
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, Volume 14 Issue 4
|
|
Publisher: IEEE Educational Activities Department
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
Increasing demand for high-speed interchip interconnects requires faster links that consume less power. The Shannon limit for the capacity of these links is at least an order of magnitude higher than the data rate of the current state-of-the-art designs. ...
Keywords: chip-to-chip communications, coding, high speed, power efficient, signaling scheme
|
|
9
|
|
A Scalable Hybrid Regular Expression Pattern Matcher
|
|
April 2006
|
|
FCCM '06: Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06) - Volume 00
, Volume 00
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 1 |
|
|
As new Internet technologies emerge, the ability to do full regular expression pattern matching on network packets to support these new technologies is becoming increasingly important. Current technologies that can benefit from high-speed pattern matching ...
|
|
10
|
|
On designing microprogram translator
|
|
July 1987
|
|
Signal Processing
, Volume 13 Issue 1
|
|
Publisher: Elsevier North-Holland, Inc.
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
|
|
|
11
|
|
RF MEMS FOR SPACE APPLICATIONS
|
|
July 2005
|
|
ICMENS '05: Proceedings of the 2005 International Conference on MEMS,NANO and Smart Systems - Volume 00
, Volume 00
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
|
|
|
12
|
|
13
|
|
Test Data Decompression for Multiple Scan Designs with Boundary Scan
|
|
November 1998
|
|
IEEE Transactions on Computers
, Volume 47 Issue 11
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 13 |
|
|
Abstract¿The paper presents an efficient scheme to compress and decompress in parallel deterministic test patterns for circuits with multiple scan chains. It employs a boundary-scan-based environment for high quality testing with flexible trade-offs ...
Keywords: Boundary scan, built-in self-test, design for testability, reseeding of LFSRs, multiple scan chains, scan-based designs, test data decompression.
|
|
14
|
|
Three-dimensional integrated circuit layout
|
|
January 1992
|
|
Three-dimensional integrated circuit layout
|
|
Publisher: Cambridge University Press
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 1 |
|
|
|
|
|
15
|
|
Editor's Note
|
|
June 2007
|
|
IEEE Transactions on Computers
, Volume 56 Issue 6
|
|
Publisher: IEEE Computer Society
|
|
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
|
|
|
16
|
|
17
|
|
18
|
|
Biasing CRT guns
|
|
January 1992
|
|
Information Display
, Volume 8 Issue 1
|
|
Publisher: Society for Information Display
|
|
| Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Downloads (Overall): n/a, Citation Count: 0 |
|
|
|
|
|
19
|
|
20
|
|
|
Result page:
1
2
3
4
5
6
7
8
9
10
next
>>
|
|
|
|
Adobe Acrobat
QuickTime
Windows Media Player
Real Player
Refine by Keywords
Save results to a Binder
Publisher Site