Will networks on chip close the productivity gap?

ABSTRACT

We introduce two properties of the design process called the arbitrary composability and the linear effort properties. We argue that a design paradigm, which has these two properties is scalable and has the potential to keep up with the pace of technology advances. Then we discuss some of the trends that will enforce significant changes on current design methodologies and techniques. Finally, we argue that the emerging Network-on-Chip (NoC) paradigm promises to address these trends and challenges and has all prerequisites to provide the arbitrary composability and the linear effort properties. Consequently we conclude that NoC is a likely basis for future System-on-Chip platforms and methodologies.

REFERENCES

• 1: {1} Semiconductor Industry Association. Interbational technology roadmap for semiconductors. Technical report, World Semiconductor Council, 1999. Edition 1999.
• 2: James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual conference on Design automation, p.178-183, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266060]
• 3: {3} Kurt Keutzer, Sharad Malik, Richard Newton, Jan Rabaey, and Alberto Sangiovaani-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Trasnactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523-1543, Decmber 2000.
• 4: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 5: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 6: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron II: a global wiring paradigm, Proceedings of the 1999 international symposium on Physical design, p.193-200, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300073]
• 7: {7} Thomas Meincke, Ahmed Hemani, S. Kumar, P. Ellervee, J. Öberg, T. Olsson, P. Nilsson, D. Lindqvist, and H. Tenhunen. Globally asynchronous locally synchronous architecture for large high performance ASICs . In Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS), volume II, pages 512-515, Orlando, USA, May 1999.
• 8: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 9: A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
• 10: William J. Dally , Brian Towles, Route packets, net wires: on-chip inteconnectoin networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 11: {11} Edwin Rijpkema, Kees Goossens, and Paul Wielage. A router architecture for networks on silicon. In Proceedings of Progress 2001, 2nd Workshop on Embedded Systems, October 2001.
• 12: Drew Wingard, Micronetwork-based integration for SOCs: 673, Proceedings of the 38th conference on Design automation, p.677, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379046]
• 13: K. Goossens , P. Wielage , A. Peeters , J. Van Meerbergen, Networks on Silicon: Combining Best-Effort and Guaranteed Services, Proceedings of the conference on Design, automation and test in Europe, p.423, March 04-08, 2002
• 14: Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002 [doi>10.1109/MM.2002.997877]
• 15: Michael Keating , Pierre Bricaud, Reuse methodology manual: for system-on-a-chip designs, Kluwer Academic Publishers, Norwell, MA, 1998
• 16: Terry Thomas, Technology for IP Reuse and Portability, IEEE Design & Test, v.16 n.4, p.7-13, October 1999 [doi>10.1109/54.808196]
• 17: Henry Chang , Larry Cooke , Merrill Hunt , Grant Martin , Andrew J. McNelly , Lee Todd, Surviving the SOC revolution: a guide to platform-based design, Kluwer Academic Publishers, Norwell, MA, 1999

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network topology

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network communications

General Terms:
Design, Theory

Keywords:
networks on chip, productivity gap, system on chip design methodology