EXPRESSION

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

EXPRESSION: a language for architecture exploration through compiler/simulator retargetability

Full text

Pdf (77 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Munich, Germany

Article No. 100

Year of Publication: 1999

ISBN:1-58113-121-6

Authors

Ashok Halambi	Department of Information and Computer Science, University of California, Irvine, CA
Peter Grun	Department of Information and Computer Science, University of California, Irvine, CA
Vijay Ganesh	Department of Information and Computer Science, University of California, Irvine, CA
Asheesh Khare	Department of Information and Computer Science, University of California, Irvine, CA
Nikil Dutt	Department of Information and Computer Science, University of California, Irvine, CA
Alex Nicolau	Department of Information and Computer Science, University of California, Irvine, CA

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 14, Downloads (12 Months): 47, Citation Count: 92

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/307418.307549 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	[1] G. Goosens et al. CHESS: Retargetable code generation for embedded DSP processors. In Code Generation for Embedded Processors. Kluwer, 1997.
	2	George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual conference on Design automation, p.299-302, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266108]
	3	[3] H. Yasuura et al. A programming language for processor based embedded systems. In Proc. APCHDL, 1998.
	4	John C. Gyllenhaal , Wen-mei W. Hwu , B. Ramabriohna Rau, Optimization of machine descriptions for efficient use, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.349-358, December 02-04, 1996, Paris, France
	5	[5] P. Paulin et al. FlexWare: A flexible firmware development environment for embedded systems. In Proc. Dagstuhl Code Generation Workshop, 1994.
	6	Rainer Leupers , Peter Marwedel, Retargetable Generation of Code Selectors from HDL Processor Models, Proceedings of the 1997 European conference on Design and Test, p.140, March 17-20, 1997
	7	[7] V. Zivojnovic et al. LISA - machine description language and generic machine model for HW/SW co-design. In IEEE Workshop on VLSI Signal Processing, 1996.
	8	[8] M. Freericks. The nML machine description formalism. Technical Report TR SMIMP/DIST/08, TU Berlin CS Dept., 1993.
	9	Peter Grun , Florin Balasa , Nikil Dutt, Memory size estimation for multimedia applications, Proceedings of the 6th international workshop on Hardware/software codesign, p.145-149, March 15-18, 1998, Seattle, Washington, United States
	10	[10] P. Grun, A. Halambi, A. Khare, V. Ganesh, N. Dutt, and A. Nicolau. EXPRESSION: An ADL for system level design exploration. Technical Report TR 98-29, University Of California, Irvine, 1998.
	11	[11] J. Gyllenhaal. A machine description language for compilation. Master's thesis, Dept. of EE, UIUC, IL., 1994.
	12	Silvina Hanono , Srinivas Devadas, Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator, Proceedings of the 35th annual conference on Design automation, p.510-515, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277184]
	13	[13] R. Leupers and P. Marwedel. Retargetable code generation based on structural processor descriptions. Design Automation for Embedded Systems, 3(1), 1998.
	14	[14] MOTOROLA Inc. DSP56000 24-Bit Digital Signal Processor Family Manual, 1995.
	15	Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Architectural exploration and optimization of local memory in embedded systems, Proceedings of the 10th international symposium on System synthesis, p.90-97, September 17-19, 1997, Antwerp, Belgium
	16	Chuck Siska, A processor desription language supporting retargetable multi-pipeline DSP program development tools, Proceedings of the 11th international symposium on System synthesis, p.31-36, December 02-04, 1998, Hsinchu, Taiwan, China
	17	[17] TEXAS INSTRUMENTS. TMS320C62x/C67x CPU and Instruction Set Reference Guide, 1998.
	18	[18] Trimaran Release: http://www.trimaran.org. The MDES User Manual, 1998.

CITED BY 93

	P. Grun , N. Dutt , A. Nicolau, Access pattern based local memory customization for low power embedded systems, Proceedings of the conference on Design, automation and test in Europe, p.778-784, March 2001, Munich, Germany
	Dirk Fischer , Jürgen Teich , Ralph Weper , Uwe Kastens , Michael Thies, Design space characterization for architecture/compiler co-exploration, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama , Ashok Halambi, New directions in compiler technology for embedded systems (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation, p.409-414, January 2001, Yokohama, Japan
	Francky Catthoor , Nikil D. Dutt , Christoforos E. Kozyrakis, How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level, Proceedings of the conference on Design, automation and test in Europe, p.426-435, March 27-30, 2000, Paris, France
	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargeting of compiled simulators for digital signal processors using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.669-673, March 27-30, 2000, Paris, France
	Stefan Pees , Andreas Hoffmann , Vojin Zivojnovic , Heinrich Meyr, LISA—machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of the 36th ACM/IEEE conference on Design automation, p.933-938, June 21-25, 1999, New Orleans, Louisiana, United States
	Ashok Halambi , Radu Cornea , Peter Grun , Nikil Dutt , Alex Nicolau, Architecture exploration of parameterizable EPIC SOS architectures (poster paper), Proceedings of the conference on Design, automation and test in Europe, p.748, March 27-30, 2000, Paris, France
	P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
	Gunnar Braun , Andreas Hoffmann , Achim Nohl , Heinrich Meyr, Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Oliver Wahlen , Tilman Glökler , Achim Nohl , Andreas Hoffmann , Rainer Leupers , Heinrich Meyr, Application specific compiler/architecture codesign: a case study, ACM SIGPLAN Notices, v.37 n.7, July 2002
	François Charot , Vincent Messé, A flexible code generation framework for the design of application specific programmable processors, Proceedings of the seventh international workshop on Hardware/software codesign, p.27-31, March 1999, Rome, Italy
	Prabhat Mishra , Nikil Dutt , Alex Nicolau, Functional abstraction driven design space exploration of heterogeneous programmable architectures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Peter Grun , Nikil Dutt , Alex Nicolau, Memory aware compilation through accurate timing extraction, Proceedings of the 37th conference on Design automation, p.316-321, June 05-09, 2000, Los Angeles, California, United States
	Jianwen Zhu , Daniel D. Gajski, A unified formal model of ISA and FSMD, Proceedings of the seventh international workshop on Hardware/software codesign, p.121-125, March 1999, Rome, Italy
	Peter Grun , Nikil Dutt , Alex Nicolau, MIST: an algorithm for memory miss traffic management, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Ashok Halambi , Aviral Shrivastava , Partha Biswas , Nikil Dutt , Alex Nicolau, A design space exploration framework for reduced bit-width instruction set architecture (rISA) design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Achim Nohl , Volker Greive , Gunnar Braun , Andreas Andreas , Rainer Leupers , Oliver Schliebusch , Heinrich Meyr, Instruction encoding synthesis for architecture exploration using hierarchical processor models, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Byoungro So , Pedro C. Diniz , Mary W. Hall, Using estimates from behavioral synthesis tools in compiler-directed design space exploration, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Tun Li , Dan Zhu , Lei Liang , Yang Guo , SiKun Li, Automatic functional test program generation for microprocessor verification, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Partha Biswas , Nikil Dutt, Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
	Daniel Kästner, TDL: a hardware description language for retargetable postpass optimizations and analyses, Proceedings of the second international conference on Generative programming and component engineering, p.18-36, September 22-25, 2003, Erfurt, Germany
	Prabhat Mishra , Nikil Dutt , Narayanan Krishnamurthy , Magdy S. Abadir, A Top-Down Methodology for Microprocessor Validation, IEEE Design & Test, v.21 n.2, p.122-131, March 2004
	Prabhat Mishra , Mahesh Mamidipaka , Nikil Dutt, Processor-memory coexploration using an architecture description language, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.140-162, February 2004
	Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	George Hadjiyiannis , Srinivas Devadas, Techniques for accurate performance evaluation in architecture exploration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.601-615, August 2003
	Daniel Kästner , Stephan Wilhelm, Generic control flow reconstruction from assembly code, ACM SIGPLAN Notices, v.37 n.7, July 2002
	Wei Qin , Sharad Malik, Automated synthesis of efficient binary decoders for retargetable software toolkits, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargetable compiled simulation of embedded processors using a machine description language, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.4, p.815-834, Oct. 2000
	A. Hoffmann , A. Nohl , S. Pees , G. Braun , H. Meyr, Generating production quality software development tools using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.674-678, March 2001, Munich, Germany
	Andreas Hoffmann , Oliver Schliebusch , Achim Nohl , Gunnar Braun , Oliver Wahlen , Heinrich Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Prabhat Mishra , Nikil Dutt, Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.114-139, February 2004
	Gunnar Braun , Achim Nohl , Weihua Sheng , Jianjiang Ceng , Manuel Hohenauer , Hanno Scharwächter , Rainer Leupers , Heinrich Meyr, A novel approach for flexible and consistent ADL-driven ASIP design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Yuki Kobayashi , Shinsuke Kobayashi , Koji Okuda , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, Synthesizable HDL generation method for configurable VLIW processors, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.842-845, January 27-30, 2004, Yokohama, Japan
	Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Operation tables for scheduling in the presence of incomplete bypassing, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Scott J. Weber , Matthew W. Moskewicz , Matthias Gries , Christian Sauer , Kurt Keutzer, Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
	Joonseok Park , Pedro C. Diniz , K. R. Shesha Shayee, Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations, IEEE Transactions on Computers, v.53 n.11, p.1420-1435, November 2004
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, The Liberty Simulation Environment, version 1.0, ACM SIGMETRICS Performance Evaluation Review, v.31 n.4, p.19-24, March 2004
	Dirk Fischer , Jürgen Teich , Michael Thies , Ralph Weper, Efficient architecture/compiler co-exploration for ASIPs, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Mehrdad Reshadi , Nikhil Bansal , Prabhat Mishra , Nikil Dutt, An efficient retargetable framework for instruction-set simulation, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
	Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, Compilation Approach for Coarse-Grained Reconfigurable Architectures, IEEE Design & Test, v.20 n.1, p.26-33, January 2003
	Wei Qin , Subramanian Rajagopalan , Sharad Malik, A formal concurrency model based architecture description language for synthesis of software development tools, ACM SIGPLAN Notices, v.39 n.7, July 2004
	Matthias Gries, Methods for evaluating and covering the design space during early design development, Integration, the VLSI Journal, v.38 n.2, p.131-183, December 2004
	Kingshuk Karuri , Mohammad Abdullah Al Faruque , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Fine-grained application source code profiling for ASIP design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Scott J. Weber , Kurt Keutzer, Using minimal minterms to represent programmability, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
	Partha Biswas , Nikil D. Dutt, Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions, IEEE Transactions on Computers, v.54 n.10, p.1216-1226, October 2005
	Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Hoonmo Yang , Moonkey Lee, Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator, The Journal of Supercomputing, v.33 n.1, p.19-32, July 2005
	Rodolfo Azevedo , Sandro Rigo , Marcus Bartholomeu , Guido Araujo , Cristiano Araujo , Edna Barros, The ArchC architecture description language and tools, International Journal of Parallel Programming, v.33 n.5, p.453-484, October 2005
	Maghsoud Abbaspour , Jianwen Zhu, Retargetable binary utilities, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Aviral Shrivastava , Partha Biswas , Ashok Halambi , Nikil Dutt , Alex Nicolau, Compilation framework for code size reduction using reduced bit-width ISAs (rISAs), ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.123-146, January 2006
	J. Eliot B. Moss , Trek Palmer , Timothy Richards , Edward K. Walters, II , Charles C. Weems, CISL: a class-based machine description language for co-generation of compilers and simulators, International Journal of Parallel Programming, v.33 n.2, p.231-246, June 2005
	David I. August , Sharad Malik , Li-Shiuan Peh , Vijay Pai , Manish Vachharajani , Paul Willmann, Achieving structural and composable modeling of complex systems, International Journal of Parallel Programming, v.33 n.2, p.81-101, June 2005
	Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1191-1204, November 2007
	Jianjiang Ceng , Weihua Sheng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting, Journal of VLSI Signal Processing Systems, v.43 n.2-3, p.235-246, June 2006
	Prabhat Mishra , Aviral Shrivastava , Nikil Dutt, Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.626-658, July 2006
	A. Chattopadhyay , B. Geukes , D. Kammler , E. M. Witte , O. Schliebusch , H. Ishebabi , R. Leupers , G. Ascheid , H. Meyr, Automatic ADL-based operand isolation for embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	L. Fanucci , M. Cassiano , S. Saponara , D. Kammler , E. M. Witte , O. Schliebusch , G. Ascheid , R. Leupers , H. Meyr, ASIP design and synthesis for non linear filtering in image processing, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
	Mehrdad Reshadi , Nikil Dutt , Prabhat Mishra, A retargetable framework for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.431-452, May 2006
	Markus Pister , Daniel Kästner, Generic software pipelining at the assembly level, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.50-61, September 29-October 01, 2005, Dallas, Texas
	Stefan Farfeleder , Andreas Krall , Edwin Steiner , Florian Brandner, Effective compiler generation by architecture description, ACM SIGPLAN Notices, v.41 n.7, July 2006
	Heon-Mo Koo , Prabhat Mishra, Functional test generation using property decompositions for validation of pipelined processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Sanghyun Park , Eugene Earlie , Aviral Shrivastava , Alex Nicolau , Nikil Dutt , Yunheung Paek, Automatic generation of operation tables for fast exploration of bypasses in embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	A. Chattopadhyay , W. Ahmed , K. Karuri , D. Kammler , R. Leupers , G. Ascheid , H. Meyr, Design space exploration of partially re-configurable embedded processors, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Fu-Ching Yang , Wen-Kai Huang , Ing-Jer Huang, Automatic verification of external interrupt behaviors for microprocessor design, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , Sharad Malik , David I. August, The Liberty Simulation Environment: A deliberate approach to high-level system modeling, ACM Transactions on Computer Systems (TOCS), v.24 n.3, p.211-249, August 2006
	Lars Bauer , Muhammad Shafique , Simon Kramer , Jörg Henkel, RISPP: rotating instruction set processing platform, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Florian Brandner , Dietmar Ebner , Andreas Krall, Compiler generation from structural architecture descriptions, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
	Hanno Scharwaechter , David Kammler , Andreas Wieferink , Manuel Hohenauer , Kingshuk Karuri , Jianjiang Ceng , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, ASIP architecture exploration for efficient IPSec encryption: A case study, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.12-es, May 2007
	Sandro Rigo , Marcio Juliato , Rodolfo Azevedo , Guido Araújo , Paulo Centoducatte, Teaching computer architecture using an architecture description language, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
	Newton Cheung , Jorg Henkel , Sri Parameswaran, Rapid Configuration and Instruction Selection for an ASIP: A Case Study, Proceedings of the conference on Design, Automation and Test in Europe, p.10802, March 03-07, 2003
	Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
	Hanno Scharwaechter , Jonghee M. Youn , Rainer Leupers , Yunheung Paek , Gerd Ascheid , Heinrich Meyr, A code-generator generator for multi-output instructions, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
	Prabhat Mishra , Ashok Halambi , Peter Grun , Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama, Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.458, January 07-11, 2002
	Peter Grun , Ashok Halambi , Nikil Dutt , Alex Nicolau, RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions, Proceedings of the 12th international symposium on System synthesis, p.44, November 01-04, 1999
	Mehrdad Reshadi , Nikil Dutt, Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation, Proceedings of the conference on Design, Automation and Test in Europe, p.786-791, March 07-11, 2005
	Manuel Hohenauer , Hanno Scharwaechter , Kingshuk Karuri , Oliver Wahlen , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Hans van Someren, A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models, Proceedings of the conference on Design, automation and test in Europe, p.21276, February 16-20, 2004
	Jianjiang Ceng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, C Compiler Retargeting Based on Instruction Semantics Models, Proceedings of the conference on Design, Automation and Test in Europe, p.1150-1155, March 07-11, 2005
	Oliver Schliebusch , A. Chattopadhyay , R. Leupers , G. Ascheid , H. Meyr , Mario Steinert , Gunnar Braun , Achim Nohl, RTL Processor Synthesis for Architecture Exploration and Implementation, Proceedings of the conference on Design, automation and test in Europe, p.30156, February 16-20, 2004
	Prabhat Mishra , Nikil Dutt, Graph-Based Functional Test Program Generation for Pipelined Processors, Proceedings of the conference on Design, automation and test in Europe, p.10182, February 16-20, 2004
	Mehrdad Reshadi , Bita Gorjara , Daniel Gajski, C-based design flow: a case study on G.729A for voice over internet protocol (VoIP), Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Prabhat Mishra , Nikil Dutt, Specification-driven directed test generation for validation of pipelined processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-36, July 2008
	Edward K. Walters II , J. Eliot B. Moss , Trek Palmer , Timothy Richards , Charles C. Weems, CASL: A rapid-prototyping language for modern micro-architectures, Computer Languages, Systems and Structures, v.34 n.4, p.195-211, December, 2008
	Jason Cong , Karthik Gururaj , Guoling Han , Adam Kaplan , Mishali Naik , Glenn Reinman, MC-Sim: an efficient simulation tool for MPSoC designs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
	Deepak A. Mathaikutty , Sreekumar V. Kodakara , Ajit Dingankar , Sandeep K. Shukla , David J. Lilja, MMV: a metamodeling based microprocessor validation environment, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.4, p.339-352, April 2008
	Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.3, p.1-27, April 2009
	Rola Kassem , Mikaël Briday , Jean-Luc Béchennec , Yvon Trinquet , Guillaume Savaton, Instruction set simulator generation using HARMLESS, a new hardware architecture description language, Proceedings of the 2nd International Conference on Simulation Tools and Techniques, March 02-06, 2009, Rome, Italy
	Florian Brandner, Precise simulation of interrupts using a rollback mechanism, Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems, April 23-24, 2009, Nice, France
	Ed Harcourt, Policies of System Level Pipeline Modeling, Electronic Notes in Theoretical Computer Science (ENTCS), v.238 n.2, p.13-23, June, 2009
	Heon-Mo Koo , Prabhat Mishra, Functional test generation using design and property decomposition techniques, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-33, July 2009
	Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Sanghyun Park , Yunheung Paek, Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.461-465, March 2009
	Anupam Chattopadhyay , Arnab Sinha , Diandian Zhang , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Integrated verification approach during ADL-driven processor design, Microelectronics Journal, v.40 n.7, p.1111-1123, July, 2009