Microprocessor Design Issues: Thoughts on the Road Ahead

ABSTRACT

As power becomes increasingly important, the cubic trade-off between time and power (T3P = constant) forces designers to use relatively cheap area to increase performance rather than the expensive power required by higher clock rates. As designers focus on power, the question of optimal power-oriented architectures is apparent.

REFERENCES

• 1: Michael J. Flynn , Patrick Hung , Kevin W. Rudd, Deep-Submicron Microprocessor Design Issues, IEEE Micro, v.19 n.4, p.11-22, July 1999 [doi>10.1109/40.782563]
• 2: <i>International Technology Roadmap for Semiconductors,</i> Semiconductor Industry Assoc., 2003; http://public.itrs.net/.
• 3: M. Baron, "MPU EDA to face Complexity," <i>Microprocessor Report,</i> 12 July 2004.
• 4: P. Glaskowsky, "Putting Prescott in Perspective," <i>Microprocessor Report,</i> 17 Feb. 2004.
• 5: R. Kalla, et al., "IBM Power5 Chip: A Dual-Core Multithreaded Processor," <i>IEEE Micro,</i> vol. 24, no. 2, Mar.-Apr. 2004, pp. 40-47.
• 6: C. McNairy and R. Bhatia, "Montecito: The Next Product in the Itanium Processor Family," <i>Hot Chips 16 Conf. Record;</i> http://www.hotchips.org/archives/hc16/.
• 7: P. Kongetira, "A 32-way Multithreaded SPARC Processor," <i>Hot Chips 16 Conf. Record;</i> http://www.hotchips.org/archives/hc16/.
• 8: P. Glaskowsky, "AMD Athlon 64: The Game's On," <i>Microprocessor Report,</i> 14 Oct. 2003.
• 9: K. Krewell, "Dothan by the Numbers," <i>Microprocessor Report,</i> 24 May 2004.
• 10: K. Krewell, "Intel's PC Roadmap Sees Double," <i>Microprocessor Report,</i> 1 June 2004.
• 11: K. Krewell, "AMD vs. Intel in Dual-Core Duel," <i>Microprocessor Report,</i> 6 July 2004.
• 12: P.N. Glaskowsky, "Servers Take Giant Steps," <i>Microprocessor Report,</i> 9 Feb. 2004.
• 13: T. Starnes, <i>Programmable Microcomponent Forecast through 2006,</i> Gartner, Feb. 2003.
• 14: B. Lewis, <i>Microprocessor Cores Shape Future SLI/SOC Market,</i> Gartner, 2002.
• 15: Henry Chang , Larry Cooke , Merrill Hunt , Grant Martin , Andrew J. McNelly , Lee Todd, Surviving the SOC revolution: a guide to platform-based design, Kluwer Academic Publishers, Norwell, MA, 1999
• 16: R. Tummala, "SOP: Microelectronic Systems Packaging Technology for the 21st Century," <i>Advanced Microelectronics,</i> vol. 26, no. 3, May-June 1999, pp. 29-37.
• 17: Steve Furber , Stephen B. Furber, ARM System-on-Chip Architecture, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2000
• 18: M. Evers, "Low Power AMD Athlon 64 and AMD Opteron Processors," <i>Hot Chips 16 Conf. Record;</i> http://www.hotchips.org/archives/hc16/.
• 19: Victor Zyuban , Philip Strenski, Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566451]
• 20: F. Kobayashi, et al., "Hardware Technology for Hitachi M-880 Processor Group," <i>41st Electronic Components and Technologies Conf.,</i> IEEE Press, 1991, pp. 693-703.
• 21: Jeffrey D Ullma, Computational Aspects of VLSI, W. H. Freeman & Co., New York, NY, 1984
• 22: D. Harris and M.A. Horowitz, "Skew-Tolerant Domino Circuits," <i>IEEE J. Solid-State Circuits,</i> vol. 32, no. 11, Nov. 1997, pp. 1702-1711.
• 23: Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada
• 24: M. S. Hrishikesh , Doug Burger , Norman P. Jouppi , Stephen W. Keckler , Keith I. Farkas , Premkishore Shivakumar, The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays, Proceedings of the 29th annual international symposium on Computer architecture, p.14, May 25-29, 2002, Anchorage, Alaska
• 25: Pradeep K. Dubey , Michael J. Flynn, Optimal pipelining, Journal of Parallel and Distributed Computing, v.8 n.1, p.10-19, Jan. 1990 [doi>10.1016/0743-7315(90)90064-V]
• 26: Michael J. Flynn, Computer Architecture: Pipelined and Parallel Processor Design, Jones and Bartlett Publishers, Inc., 1995
• 27: G. McFarland, "CMOS Technology Scaling and Its Impact on Cache Delay," PhD thesis, Stanford Univ., June 1997.
• 28: J. Hines, <i>Midyear 2003 Semiconductor Manufacturing Market: Wafer Foundry,</i> Gartner, Aug. 2003.
• 29: IEEE Std. 1149.1-1990, <i>IEEE Standard Test Access Port and Boundary-Scan Architecture,</i> 1990.
• 30: Alfred L. Crouch, Design for Test: For Digital Integrated Circuits, Prentice Hall PTR, Upper Saddle River, NJ, 1999
• 31: NR Adiga , G Almasi , GS Almasi , Y Aridor , R Barik , D Beece , R Bellofatto , G Bhanot , R Bickford , M Blumrich , AA Bright , J Brunheroto , C Caşcaval , J Castaños , W Chan , L Ceze , P Coteus , S Chatterjee , D Chen , G Chiu , TM Cipolla , P Crumley , KM Desai , A Deutsch , T Domany , MB Dombrowa , W Donath , M Eleftheriou , C Erway , J Esch , B Fitch , J Gagliano , A Gara , R Garg , R Germain , ME Giampapa , B Gopalsamy , J Gunnels , M Gupta , F Gustavson , S Hall , RA Haring , D Heidel , P Heidelberger , LM Herger , D Hoenicke , RD Jackson , T Jamal-Eddine , GV Kopcsay , E Krevat , MP Kurhekar , AP Lanzetta , D Lieber , LK Liu , M Lu , M Mendell , A Misra , Y Moatti , L Mok , JE Moreira , BJ Nathanson , M Newton , M Ohmacht , A Oliner , V Pandit , RB Pudota , R Rand , R Regan , B Rubin , A Ruehli , S Rus , RK Sahoo , A Sanomiya , E Schenfeld , M Sharma , E Shmueli , S Singh , P Song , V Srinivasan , BD Steinmacher-Burow , K Strauss , C Surovic , R Swetz , T Takken , RB Tremaine , M Tsao , AR Umamaheshwaran , P Verma , P Vranas , TJC Ward , M Wazlowski , W Barrett , C Engel , B Drehmel , B Hilgart , D Hill , F Kasemkhani , D Krolak , CT Li , T Liebsch , J Marcella , A Muff , A Okomo , M Rouse , A Schram , M Tubbs , G Ulsh , C Wait , J Wittrup , M Bae , K Dockser , L Kissel , MK Seager , JS Vetter , K Yates, An overview of the BlueGene/L Supercomputer, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-22, November 16, 2002, Baltimore, Maryland
• 32: O. Mencer, et al., "Design Space Exploration with A Stream Compiler," <i>IEEE Int'l Conf. on Field Programmable Technology</i> (FPT 03), IEEE Press, 2003, pp. 270-277.
• 33: Junichiro Makino , Eiichiro Kokubo , Toshiyuki Fukushige , Hiroshi Daisaka, A 29.5 Tflops simulation of planetesimals in Uranus-Neptune region on GRAPE-6, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-14, November 16, 2002, Baltimore, Maryland
• 34: William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994 [doi>10.1109/92.335009]
• 35: J. Tschanz, et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variation on Microprocessor Frequency and Leakage," <i>Digest of Tech. Papers 2002 IEEE Int'l Solid-State Circuits Conf.</i> (ISSCC 02), IEEE Press, 2002, pp. 412-413.
• 36: <i>Advanced Configuration and Power Interface Specification,</i> revision 2.0c, Compaq Computer Corp., Intel Corp., Microsoft Corp., Phoenix Technologies Ltd., and Toshiba Corp., 25 Aug. 2003.
• 37: J. Montanaro, et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," <i>IEEE J. Solid-State Circuits,</i> vol. 31, no. 11, Nov. 1996, pp. 1703-1714.
• 38: D. Mizoguchi, et al., "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS)," <i>Digest of Tech. Papers 2004 IEEE Int'l Solid-State Circuits Conf.</i> (ISSCC 04), IEEE Press, 2004, pp. 142-143.
• 39: A. Liu, et al., "A High-Speed Silicon Optical Modulator Based on a Metal-Oxide-Semiconductor Capture," <i>Nature,</i> vol. 427, no. 6975, Feb. 2004, pp. 615-618.
• 40: D.A.B. Miller, "Physical Reasons for Optical Interconnection," <i>Int'l J. Optoelectronics,</i> vol. 11, no. 3, May-June 1997, pp. 155-168.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies
      B.7.2 Design Aids
          Subjects: Placement and routing

General Terms:
Design, Performance

Keywords:
Power, reliability, microprocessor design, process technology, SIA, SoC designs, performance consideration