Feedback driven instruction-set extension

ABSTRACT

Application specific instruction-set processors combine an efficient general purpose core with special purpose functionality that is tailored to a particular application domain. Since the extension of an instruction set and its utilization are non-trivial tasks, sophisticated tools have to provide guidance and support during design. Feedback driven optimization allows for the highest level of specialization, but calls for a simulator that is aware of the newly proposed instructions, a compiler that makes use of these instructions without manual intervention, and an application program that is representative for the targeted application domain.In this paper we introduce an approach for the extension of instruction sets that is built around a concise yet powerful processor abstraction. The specification of a processor is well suited to automatically generate the important parts of a compiler backend and cycle-accurate simulator. A typical design cycle involves the execution of the representative application program, evaluation of performance statistics collected by the simulator, refinement of the processor specification guided by performance statistics, and update of the compiler and simulator according to the refined specification. We demonstrate the usefulness of our novel approach by example of an instruction set for symmetric ciphers.

REFERENCES

• 1: Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775897]
• 2: Hoon Choi , Seung Ho Hwang , Chong-Min Kyung , In-Cheol Park, Synthesis of application specific instructions for embedded DSP software, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.665-671, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289109]
• 3: Henk Corporaal, Microprocessor Architectures: From VLIW to Tta, John Wiley & Sons, Inc., New York, NY, 1997
• 4: M. Anton Ertl , David Gregg , Andreas Krall , Bernd Paysan, Vmgen: a generator of efficient virtual machine interpreters, Software—Practice & Experience, v.32 n.3, p.265-294, March 2002 [doi>10.1002/spe.434]
• 5: Dirk Fischer , Jürgen Teich , Ralph Weper , Uwe Kastens , Michael Thies, Design space characterization for architecture/compiler co-exploration, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502234]
• 6: Dirk Fischer , Jürgen Teich , Michael Thies , Ralph Weper, Efficient architecture/compiler co-exploration for ASIPs, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France [doi>10.1145/581630.581635]
• 7: Christopher W. Fraser , David R. Hanson , Todd A. Proebsting, Engineering a simple, efficient code-generator generator, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.3, p.213-226, Sept. 1992 [doi>10.1145/151640.151642]
• 8: David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951730]
• 9: Andreas Hoffmann , Oliver Schliebusch , Achim Nohl , Gunnar Braun , Oliver Wahlen , Heinrich Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 10: Ryan Kastner , Seda Ogrenci-Memik , Elaheh Bozorgzadeh , Majid Sarrafzadeh, Instruction generation for hybrid reconfigurable systems, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 11: Motorola. M-Core Reference Manual, 1998.
• 12: Motorola. MMC2001 Reference Manual, 1998.
• 13: A. Peymandoust, L. Pozzi, P. Ienne, and G. D. Micheli. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the IEEE 14th International Conference on Application-specific Systems, Architectures and Processors, The Hague, The Netherlands, June 2003.
• 14: L. Pozzi, M. Vuletic, and P. Ienne. Automatic topology-based identification of instruction-set extensions for embedded processors. Technical report, Swiss Federal Institute of Technology Lausanne, Processor Architecture Laboratory, 2001.
• 15: Todd A. Proebsting, BURS automata generation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.17 n.3, p.461-486, May 1995 [doi>10.1145/203095.203098]
• 16: Todd A. Proebsting, Optimizing an ANSI C interpreter with superoperators, Proceedings of the 22nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.322-332, January 23-25, 1995, San Francisco, California, United States [doi>10.1145/199448.199526]
• 17: E. Stümpel, M. Thies, and U. Kastens. VLIW compilation techniques for superscalar architectures.
• 18: Oliver Wahlen , Tilman Glökler , Achim Nohl , Andreas Hoffmann , Rainer Leupers , Heinrich Meyr, Application specific compiler/architecture codesign: a case study, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany
• 19: Albert Wang , Earl Killian , Dror Maydan , Chris Rowen, Hardware/software instruction set configurability for system-on-chip processors, Proceedings of the 38th conference on Design automation, p.184-188, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378460]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques; Performance attributes; Measurement techniques; Design studies

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
codesign, compiler generation, encryption, instruction-set extensions, network processor, simulator generation