A formal concurrency model based architecture description language for synthesis of software development tools

ABSTRACT

Rapidly increasing design and manufacturing non-recurring engineering (NRE) costs are prompting a shift in electronic design from hardwired application specific integrated circuits (ASICs) to the use of software on programmable platforms. However, in order to minimize the power and performance overhead of such processors, we are seeing the introduction of domain or application specific processors such as network and communication processors. The design of such specialized processors requires software development tools such as simulators and compilers. In order to quickly develop these tools for multiple design points under consideration, it is highly desirable to have them synthesized from formal processor descriptions written in Architecture Description Languages (ADLs). In this paper, we present the Mescal Architecture Description Language (MADL). MADL features a two-layer structure, a core layer and an annotation layer. The core layer is based on a formal and flexible microprocessor model -- the operation state machine (OSM), which enables MADL to express the concurrency at the operation execution level for a wide range of architectures. We address the challenges faced in designing the core layer to combine the OSM model with techniques for achieving compact processor descriptions. The annotation layer features a generic syntax that allows creating annotation schemes to specify implementation dependent or tool specific information. To show the effectiveness of MADL, we present an MADL-based simulator synthesis framework that has been used to generate efficient cycle accurate simulators and instruction set simulators with very low development effort. We also describe our annotation schemes that enable the extraction of architecture properties for use in instruction scheduling and integer-linear-programming based register allocation. Our experimental results demonstrate the efficacy of MADL as a practical and promising language for the development of programmable platforms.

REFERENCES

• 1: H. Akaboshi. A Study on Design Support for Computer Architecture Design. PhD thesis, Department of Information Systems, Kyushu University, Japan, 1996.
• 2: Andrew W. Appel , Lal George, Optimal spilling for CISC machines with few registers, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.243-253, June 2001, Snowbird, Utah, United States
• 3: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 4: A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
• 5: R. Fourer, D. Gay, and B. Kernighan. AMPL: A Modeling Language for Mathematical Programming. Duxbury Press, 2002.
• 6: Fujitsu Limited. Hiperion II - Digital Signal Processor User's Manual, 1998.
• 7: George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual conference on Design automation, p.299-302, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266108]
• 8: Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany [doi>10.1145/307418.307549]
• 9: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 10: R. B. Lee and A. M. Fiskiran. PLX: A fully subword-parallel instruction set architecture for fast scalable multimedia processing. In Proceedings of the 2002 IEEE International Conference on Multimedia and Expo (ICME 2002), pages 117--120, August 2002.
• 11: Prabhat Mishra , Nikil Dutt , Alex Nicolau, Functional abstraction driven design space exploration of heterogeneous programmable architectures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500061]
• 12: Stefan Pees , Andreas Hoffmann , Vojin Zivojnovic , Heinrich Meyr, LISA—machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of the 36th ACM/IEEE conference on Design automation, p.933-938, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310101]
• 13: W. Qin. http://www.ee.princeton.edu/MESCAL/madl.html, 2004.
• 14: Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
• 15: Subramanian Rajagopalan , Manish Vachharajani , Sharad Malik, Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.157-164, November 17-19, 2000, San Jose, California, United States [doi>10.1145/354880.354902]
• 16: Target Compiler Technologies N.V. http://www.retraget.com, 2004.
• 17: Oliver Wahlen , Manuel Hohenauer , Rainer Leupers , Heinrich Meyr, Instruction Scheduler Generation for Retargetable Compilation, IEEE Design & Test, v.20 n.1, p.34-41, January 2003 [doi>10.1109/MDT.2003.1173051]
• 18: G. Zimmermann, The MIMOLA design system a computer aided digital processor design method, Proceedings of the 16th Conference on Design automation, p.53-58, June 25-27, 1979, San Diego, CA, United States

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.2 Simulation Languages

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Retargetable compilers

General Terms:
Design, Languages, Verification