Theoretical and practical limits of dynamic voltage scaling

ABSTRACT

Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum Vdd. However, it is possible to construct designs that operate over a much larger voltage range: from full Vdd to subthreshold voltages. This possibility raises the question of whether a larger voltage range improves the energy efficiency of DVS. First, from a theoretical point of view, we show that for subthreshold supply voltages leakage energy becomes dominant, making "just in time completion" energy inefficient. We derive an analytical model for the minimum energy optimal voltage and study its trends with technology scaling. Second, we use the proposed model to study the workload activity of an actual processor and analyze the energy efficiency as a function of the lower limit of voltage scaling. Based on this study, we show that extending the voltage range below 1/2 Vdd will improve the energy efficiency for most processor designs, while extending this range to subthreshold operation is beneficial only for very specific applications. Finally, we show that operation deep in the subthreshold voltage range is never energy-efficient.

REFERENCES

• 1: Transmeta Crusoe. http://www.transmeta.com/
• 2: Intel XScale. http://www.intel.com/design/intelxscale/
• 3: IBM PowerPC. http://www.chips.ibm.com/products/powerpc/
• 4: Krisztián Flautner , Steve Reinhardt , Trevor Mudge, Automatic performance setting for dynamic voltage scaling, Proceedings of the 7th annual international conference on Mobile computing and networking, p.260-271, July 2001, Rome, Italy [doi>10.1145/381677.381702]
• 5: T. Sakurai and A. Newton, "Alpha-Power Law MOSFET Model and Its Applications to CMOS Inverter Delay and other Formulas", IEEE JSSCC, Vol. 25, No. 2, April 1990.
• 6: M. Miyazaki, J. Kao, A. Chandrakasan, "A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Bias (ASB) Architecture", ISSCC 2002, pp. 58--59.
• 7: A. Wang, A. Chandrakasan, "A 180mV FFT Processor Using Subthreshold Circuits Techniques", ISSCC 2004, pp. 292--294.
• 8: Krisztián Flautner , Trevor Mudge, Vertigo: automatic performance-setting for Linux, Proceedings of the 5th symposium on Operating systems design and implementation

  Due to copyright restrictions we are not able to make the PDFs for this conference available for downloading

  , December 09-11, 2002, Boston, Massachusetts [doi>10.1145/1060289.1060300]
• 9: J. D. Meindl and J. A. Davis, "The fundamental limit on binary switching energy for terascale integration (TSI)," IEEE JSSCC, vol. 35, pp. 1515--1516, Oct. 2000.
• 10: F. Møller, "Algorithm and architecture of a 1-V low-power hearing instrument DSP", ISLPED, pp. 711, Aug. 1999
• 11: BSIM3. http://www-device.eecs.berkeley.edu/~bsim3/get.html
• 12: Hendrawan Soeleman , Kaushik Roy , Bipul Paul, Robust ultra-low power sub-threshold DTMOS logic, Proceedings of the 2000 international symposium on Low power electronics and design, p.25-30, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344187]
• 13: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 14: Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313874]
• 15: Hendrawan Soeleman , Kaushik Roy, Digital CMOS logic operation in the sub-threshold region, Proceedings of the 10th Great Lakes symposium on VLSI, p.107-112, March 02-04, 2000, Chicago, Illinois, United States [doi>10.1145/330855.331014]
• 16: A. Forestier , M. R. Stan, Limits to Voltage Scaling from the Low Power Perspective, Proceedings of the 13th symposium on Integrated circuits and systems design, p.365, September 18-24, 2000
• 17: Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.7, April 25-26, 2002
• 18: D. Hodges and H. Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, 1988
• 19: F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinational Circuits and a Target Translator in Fortran", Proc. IEEE ISCAS, pp. 663--698, June 85.
• 20: Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344181]
• 21: "Power Aware Computing", edited by R. Graybill and R. Melhem, Kluwer Academic/Plenum Publishers, May 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance, Reliability

Keywords:
dynamic voltage scaling, minimum energy point