| A novel approach for flexible and consistent ADL-driven ASIP design |
| Full text |
Pdf
(205 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 41st annual Design Automation Conference
table of contents
San Diego, CA, USA
SESSION: Design methodologies for ASIPs
table of contents
Pages: 717 - 722
Year of Publication: 2004
ISBN:1-58113-828-8
|
|
Authors
|
|
Gunnar Braun
|
CoWare, Inc., Aachen, Germany
|
|
Achim Nohl
|
CoWare, Inc., Aachen, Germany
|
|
Weihua Sheng
|
Institute for Integrated Systems, Aachen, Germany
|
|
Jianjiang Ceng
|
Institute for Integrated Systems, Aachen, Germany
|
|
Manuel Hohenauer
|
Institute for Integrated Systems, Aachen, Germany
|
|
Hanno Scharwächter
|
Institute for Integrated Systems, Aachen, Germany
|
|
Rainer Leupers
|
Institute for Integrated Systems, Aachen, Germany
|
|
Heinrich Meyr
|
Institute for Integrated Systems, Aachen, Germany
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 7, Downloads (12 Months): 33, Citation Count: 6
|
|
|
ABSTRACT
Architecture description languages (ADL) have been established to aid the design of application-specific instruction-set processors (ASIP). Their main contribution is the automatic generation of a software toolkit, including C compiler, assembler, linker, and instruction-set simulator. Hence, the challenge in the design of such ADLs is to unambiguously capture the architectural information required for the toolkit generation in a single model. This is particularly difficult for C compiler and simulator, as both require information about the instructions' semantics, however, while the C compiler needs to know what an instructions does, the simulator needs to know how. Existing ADLs solve this problem by either introducing redundancy or by limiting the language's flexibility.This paper presents a novel, mixed-level approach for ADL-based instruction-set description, which offers maximum flexibility while preventing from inconsistencies. Moreover, it enables capturing instruction- and cycle-accurate descriptions in a single model. The feasibility and design efficiency of our approach is demonstrated with a number of contemporary, real-world processor architectures.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Axys Design Automation. http://www.axysdesign.com.
|
| |
2
|
Coware, Inc. http://www.coware.com.
|
| |
3
|
Tensilica. http://www.tensilica.com.
|
 |
4
|
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany
[doi> 10.1145/307418.307549]
|
| |
5
|
A. Hoffmann, T. Kogel et al. A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIP) using a Machine Description Language. IEEE Transactions on Computer-Aided Design, Nov. 2001.
|
 |
6
|
George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual conference on Design automation, p.299-302, June 09-13, 1997, Anaheim, California, United States
[doi> 10.1145/266021.266108]
|
| |
7
|
F. Homewood and P. Faraboschi. ST200: A VLIW Architecture for Media-Oriented Applications. Microprocessor Forum, Oct. 2000.
|
 |
8
|
Mark R. Hartoog , James A. Rowson , Prakash D. Reddy , Soumya Desai , Douglas D. Dunlop , Edwin A. Harcourt , Neeti Khullar, Generation of software tools from processor descriptions for hardware/software codesign, Proceedings of the 34th annual conference on Design automation, p.303-306, June 09-13, 1997, Anaheim, California, United States
[doi> 10.1145/266021.266110]
|
| |
9
|
|
 |
10
|
|
| |
11
|
X. Nie and L. Gazsi. A New Network Processor Architecture for High-Speed Communications. In Proc. of the SIPS, 1999.
|
 |
12
|
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
[doi> 10.1145/513918.513927]
|
 |
13
|
Achim Nohl , Volker Greive , Gunnar Braun , Andreas Andreas , Rainer Leupers , Oliver Schliebusch , Heinrich Meyr, Instruction encoding synthesis for architecture exploration using hierarchical processor models, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
[doi> 10.1145/775832.775898]
|
| |
14
|
|
| |
15
|
S. Bashford, R. Leupers et al. The MIMOLA Language, Version 4.1. Reference Manual, Department of Computer Science, University of Dortmund, 1994.
|
| |
16
|
|
| |
17
|
S. Weber, K. Keutzer et al. Multi-View Operation-Level Design -- Supporting the Design of Irregular ASIPs. Technical Report UCB/ERL M03/12, UC Berkeley, Apr. 2003.
|
CITED BY 6
|
|
Jianjiang Ceng , Weihua Sheng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting, Journal of VLSI Signal Processing Systems, v.43 n.2-3, p.235-246, June 2006
|
|
|
|
|
|
|
|
|
|
|
|
Florian Brandner , Dietmar Ebner , Andreas Krall, Compiler generation from structural architecture descriptions, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
|
|
|
Jianjiang Ceng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, C Compiler Retargeting Based on Instruction Semantics Models, Proceedings of the conference on Design, Automation and Test in Europe, p.1150-1155, March 07-11, 2005
|
|