| The future of multiprocessor systems-on-chips |
| Full text |
Pdf
(59 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 41st annual Design Automation Conference
table of contents
San Diego, CA, USA
SESSION: Multiprocessor SoC MPSoC solutions/nightmare
table of contents
Pages: 681 - 685
Year of Publication: 2004
ISBN:1-58113-828-8
|
|
Author
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 35, Downloads (12 Months): 254, Citation Count: 30
|
|
|
ABSTRACT
This paper surveys the state-of-the-art and pending challenges in MPSoC design. Standards in communications, multimedia, networking, and other areas encourage the development of high-performance platforms that can support a range of implementations of the standard. A multiprocessor system-on-chip includes embedded processors, digital logic, and mixed-signal circuits combined into a heterogeneous multiprocessor. This mix of technologies creates a major challenge for MPSoC design teams. We will look at some existing MPSoC designs and then describe some hardware and software challenges for MPSoC designers.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Intel, "Product Brief: Intel IXP2850 Network Processor," 2002, Available at http://www.intel.com.
|
| |
2
|
|
| |
3
|
Justin Helmig, "Developing core software technologies for TI's OMAP™ platform," Texas Instruments, 2002. Available at http://www.ti.com.
|
| |
4
|
Alain Artieri, Viviana D'Alto, Richard Chesson, Mark Hopkins, and Marco C. Rossi, "Nomadik™ Open Multimedia Platform for Next-generation Mobile Devices," STMicroelectronics Technical Article TA305, 2003, available at http://www.st.com.
|
| |
5
|
Wayne Wolf and Mahmut Kandemir, "Memory system optimization of embedded software," Proceedings of the IEEE, 91(1), January 2003, pp. 165--182.
|
| |
6
|
Doug Burger and Todd M. Austin, "The SimpleScalar Toolset, Version 2.0," University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June 1997.
|
CITED BY 31
|
|
|
|
|
|
|
|
|
|
|
|
|
|
P. Huerta , J. Castillo , J. I. Mártinez , V. López, Multi MicroBlaze system for parallel computing, Proceedings of the 9th International Conference on Circuits, p.1-6, July 11-13, 2005, Athens, Greece
|
|
|
Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau , Milind Girkarmark , Xinmin Tian , Hideki Saito, Challenges in exploitation of loop parallelism in embedded applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
|
|
|
|
|
|
Matteo Monchiero , Gianluca Palermo , Cristina Silvano , Oreste Villa, Power/performance hardware optimization for synchronization intensive applications in MPSoCs, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
|
|
|
|
|
|
Liping Xue , Ozcan ozturk , Feihui Li , Mahmut Kandemir , I. Kolcu, Dynamic partitioning of processing and memory resources in embedded MPSoC architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
|
|
|
|
|
|
|
|
|
Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau , Milind Girkar , Xinmin Tian , Hideki Saito, On the exploitation of loop-level parallelism in embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.2, p.1-34, January 2009
|
|
|
|
|
|
|
|
|
|
|
|
Marco Branca , Lorenzo Camerini , Fabrizio Ferrandi , Pier Luca Lanzi , Christian Pilato , Donatella Sciuto , Antonino Tumeo, Evolutionary algorithms for the mapping of pipelined applications onto heterogeneous embedded systems, Proceedings of the 11th Annual conference on Genetic and evolutionary computation, July 08-12, 2009, Montreal, Québec, Canada
|
|
|
|
|
|
|
|
|
Akash Kumar , Bart Mesman , Bart Theelen , Henk Corporaal , Yajun Ha, Analyzing composability of applications on MPSoC platforms, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.3-4, p.369-383, March, 2008
|
|
|
David Atienza , Praveen Raghavan , José L. Ayala , Giovanni De Micheli , Francky Catthoor , Diederik Verkest , Marisa López-Vallejo, Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures, Integration, the VLSI Journal, v.41 n.1, p.38-48, January, 2008
|
|
|
David Atienza , Federico Angiolini , Srinivasan Murali , Antonio Pullini , Luca Benini , Giovanni De Micheli, Invited paper: Network-on-Chip design and synthesis outlook, Integration, the VLSI Journal, v.41 n.3, p.340-359, May, 2008
|
|
|
|
|
|
|
|
|
|
|
|
Luciano Ost , Fernando G. Moraes , Leandro Möller , Leandro Soares Indrusiak , Manfred Glesner , Sanna Määttä , Jari Nurmi, A simplified executable model to evaluate latency and throughput of networks-on-chip, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil
|
|
|
|
|
|
H. Blume , J. von Livonius , L. Rotenberg , T. G. Noll , H. Bothe , J. Brakensiek, OpenMP-based parallelization on an MPCore multiprocessor platform - A performance and power analysis, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.11, p.1019-1029, November, 2008
|
|
|
|
|
|
Luca Benini , Davide Bertozzi , Alessio Guerri , Michela Milano, Allocation and scheduling for MPSoCs via decomposition and no-good generation, Proceedings of the 19th international joint conference on Artificial intelligence, p.1517-1518, July 30-August 05, 2005, Edinburgh, Scotland
|
|
|
B. Girodias , Y. Bouchebaba , G. Nicolescu , E. M. Aboulhamid , P. Paulin , B. Lavigueur, Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications, Journal of Signal Processing Systems, v.57 n.2, p.263-283, November 2009
|
|