Performance analysis of different arbitration algorithms of the AMBA AHB bus

ABSTRACT

Bus performances are extremely important in a platform-based design. System Level analysis of bus performances gives important information for the analysis and choice between different architectures driven by functional, timing and power constraints of the System-on-Chip. This paper presents the effect of different arbitration algorithms and bus usage methodologies on the bus AMBA AHB performances in terms of effective throughput and power dissipation. SystemC and VHDL models have been developed and simulations have been performed.

REFERENCES

• 1: Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
• 2: Open SystemC Iniative (OSCI), SystemC documentation: http://www.systemc.org, 2001.
• 3: S. Osborne, A.T. Erdogan, T. Arslan, D. Robinson, "Bus encoding architecture for low-power implementation of an AMBA-based SoC platform", Computers and Digital Techniques, IEE Proceedings-, Volume: 149 Issue: 4 , July 2002, pp 152--156.
• 4: Bertozzi, D.; Benini, L.; Ricco, B.; "Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding", Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 1 , 26-29 May 2002, pp I-93--96.
• 5: Memory Bus Encoding for Low Power: A Tutorial, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.199, March 26-28, 2001
• 6: Massoud Pedram, Power optimization and management in embedded systems, Proceedings of the 2001 conference on Asia South Pacific design automation, p.239-244, January 2001, Yokohama, Japan [doi>10.1145/370155.370333]
• 7: Jörg Henkel , Haris Lekatsas, A$^{\mbox{\huge\bf 2}}$BC: adaptive address bus coding for low power deep sub-micron designs, Proceedings of the 38th conference on Design automation, p.744-749, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379058]
• 8: Narayanan, U.; Ki-Seok Chung; Taewhan Kim; "Enhanced bus invert encodings for low-power ", Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, Volume: 5, 26--29 May 2002, Page(s): V-25--V-28 vol.5.
• 9: ARM: "AMBA specification," rev. 2, May 1999.
• 10: M. Caldari , M. Conti , M. Coppola , S. Curaba , L. Pieralisi , C. Turchetti, Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20026, March 03-07, 2003
• 11: Caldari, M.; Conti, M.; Crippa, P.; Orcioni, S.; Solazzi, M.; Turchetti, C.; "Dynamic power management in an AMBA-based battery-powered system", Conference ICECS 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
AMBA AHB BUS, arbitration algorithm, performance, systemC