A new approach to latency insensitive design

ABSTRACT

Latency Insensitive Protocols have been proposed as a viable mean to speed up large Systems-on-Chip where the limit in clock frequency is given by long global wires connecting together functional blocks. In this paper we keep the philosophy of Latency Insensitive Design and show that a drastic simplification can be done that results in even no need to implement any kind of protocol. By using a scheduling algorithm for the functional blocks activation we greatly reduce the routing resources demand of the old protocol, the area occupied by the sequential elements used to pipeline long interconnects and the complexity of the gating structure used to activate the modules.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 2: The international technology roadmap for semiconductors, 2001, SIA.
• 3: K. Keutzer et al., "System-Level Design: Orthogonalization of Concerns and Platform-Based Design IEEE Trans. CAD, Vol. 19, No. 12, Dec. 2000, pp. 1523--1543.
• 4: L.P. Carloni, K.L. McMillan and A.L. Sangiovanni-Vincentelli, "Theory of Latency-Insensitive Design," IEEE TCAD, vol. 20, No. 9, Sept. 2001, pp. 1059--1076.
• 5: Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Coping with Latency in SOC Design, IEEE Micro, v.22 n.5, p.24-35, September 2002 [doi>10.1109/MM.2002.1044297]
• 6: M.R. Casu and L. Macchiarulo, "A Detailed Implementation of Latency Insensitive Protocols," Proc. FMGALS 2003, Pisa, Italy, Sep. 2003. Available at http://www.vlsilab.polito.it/~casu
• 7: Mario R. Casu , Luca Macchiarulo, Issues in Implementing Latency Insensitive Protocols, Proceedings of the conference on Design, automation and test in Europe, p.21390, February 16-20, 2004
• 8: Luca P. Carloni , Kenneth L. McMillan , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, A methodology for correct-by-construction latency insensitive design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.309-315, November 07-11, 1999, San Jose, California, United States
• 9: Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Performance analysis and optimization of latency insensitive systems, Proceedings of the 37th conference on Design automation, p.361-367, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337441]
• 10: H. D. Lin, D. G. Messerschmitt "Improving the iteration bound of finite state machines," ISCAS'89 pp. 1923--1928, vol.3.
• 11: http://vlsicad.eecs.umich.edu/BK/parquet/
• 12: Mario R. Casu , Luca Macchiarulo, Floorplanning for throughput, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981081]
• 13: François R. Boyer , El Mostapha Aboulhamid , Yvon Savaria , Michel Boyer, Optimal design of synchronous circuits using software pipelining techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.516-532, October 2001 [doi>10.1145/502175.502180]
• 14: Eugene Lawvere, Combinatorial Optimization: Networks and Matroids, New York, Chicaho, Holt Rinehart and Winston Ed., 1976.

INDEX TERMS

Primary Classification:
  H. Information Systems
  H.4 INFORMATION SYSTEMS APPLICATIONS

Additional Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
      D.2.8 Metrics
          Subjects: Performance measures; Complexity measures

General Terms:
Algorithms, Design

Keywords:
ACM proceedings, LaTeX, text tagging