Statistical timing analysis based on a timing yield model

ABSTRACT

Starting from a model of the within-die systematic variations using principal components analysis, a model is proposed for estimation of the parametric yield, and is then applied to estimation of the timing yield. Key features of these models are that they are easy to compute, they include a powerful model of within-die correlation, and they are "full-chip" models in the sense that they can be applied with ease to circuits with millions of components. As such, these models provide a way to do statistical timing analysis without the need for detailed statistical analysis of every path in the design.

REFERENCES

• 1: K. K. Low and S. W. Director. A new methodology for the design centering of IC fabrication processes. IEEE Trans. on Computer-Aided Design, 10(7):895--903, July 1991.
• 2: R. W. Dutton and A. J. Strojwas. Perspectives on technology and technology-driven CAD. IEEE Trans. on Computer-Aided Design, 19(12):1544--1560, December 2000.
• 3: Martin Eisele , Jo¨rg Berthold , Doris Schmitt-Landsiedel , Reinhard Mahnkopf, The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.360-368, Dec. 1997 [doi>10.1109/92.645062]
• 4: Timing Yield Estimation from Static Timing Analysis, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.437, March 26-28, 2001
• 5: K. Singhal and V. Visvanathan. Statistical device models for worst case files and electrical test data. IEEE Trans. on Semicon. Manufacturing, 12(4):470--484, November 1999.
• 6: L. Mizrukhin, J. Huey, and S. Mehta. Prediction of product yield distributions from wafer parametric measurements of CMOS circuits. IEEE Trans. on Semiconductor Manufacturing, 5(2):88--93, May 1992.
• 7: Chandu Visweswariah, Death, taxes and failing chips, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775921]
• 8: J. A. G. Jess , K. Kalafala , S. R. Naidu , R. H. J. M. Otten , C. Visweswariah, Statistical timing for parametric yield prediction of digital integrated circuits, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776066]
• 9: Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Computation and Refinement of Statistical Bounds on Circuit Delay, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775922]
• 10: Vikas Mehrotra , Shiou Lin Sam , Duane Boning , Anantha Chandrakasan , Rakesh Vallishayee , Sani Nassif, A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance, Proceedings of the 37th conference on Design automation, p.172-175, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337370]
• 11: Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003 [doi>10.1109/ICCAD.2003.41]
• 12: Sarvesh Bhardwaj , Sarma B. K. Vrudhula , David Blaauw, "AU: Timing Analysis Under Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.615, November 09-13, 2003 [doi>10.1109/ICCAD.2003.1]
• 13: K. A. Bowman and J. D. Meindl. Impact of within-die parameter fluctuations on future maximum clock frequency distributions. In Custom Integrated Circuits Conf., pages 229--232, 2001.
• 14: Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003 [doi>10.1109/ICCAD.2003.129]
• 15: Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003 [doi>10.1109/ICCAD.2003.130]
• 16: Kenichi Okada , Kento Yamaoka , Hidetoshi Onodera, A Statistical Gate-Delay Model Considering Intra-Gate Variability, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.908, November 09-13, 2003 [doi>10.1109/ICCAD.2003.20]
• 17: A. Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, New York, NY, 2nd edition, 1984.
• 18: S. G. Duvall. Statistical circuit modeling and optimization. In Int'l Workshop on Statistical Metrology, pages 56--63, June 2000.
• 19: M. S. Srivastava. Methods of Multivariate Statistics. Wiley-Interscience, New York, NY, 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Algorithms, Design, Theory

Keywords:
principal components, statistical timing analysis, timing yield