Parametric yield estimation considering leakage variability

ABSTRACT

Leakage current has become a stringent constraint in modern processor designs in addition to traditional constraints on frequency. Since leakage current exhibits a strong inverse correlation with circuit delay, effective parametric yield prediction must consider the dependence of leakage current on frequency. In this paper, we present a new chip-level statistical method to estimate the total leakage current in the presence of within-die and die-to-die variability. We develop a closed-form expression for total chip leakage that models the dependence of the leakage current distribution on a number of process parameters. The model is based on the concept of scaling factors to capture the effects of within-die variability. Using this model, we then present an integrated approach to accurately estimate the yield loss when both frequency and power limits are imposed on a design. Our method demonstrates the importance of considering both these limiters in calculating the yield of a lot.

REFERENCES

• 1: S. Narendra, D. Blaauw, A. Devgan and F. Najm, "Leakage issues in IC design: Trends, estimation and avoidance", Tutorial, ICCAD 2003.
• 2: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 3: Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871549]
• 4: http://www-device.eecs.berkeley.edu/ptm/
• 5: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 6: Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566415]
• 7: Saibal Mukhopadhyay , Arijit Raychowdhury , Kaushik Roy, Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775877]
• 8: Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical estimation of leakage current considering inter- and intra-die process variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871530]
• 9: Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566426]
• 10: http://www-device.eecs.berkeley.edu/bsim3/bsim4.html
• 11: A. Papoulis, Probability, Random Variables and Stochastic Processes, McGraw-Hill Inc., New York 1991.
• 12: Bruce D. Cory , Rohit Kapur , Bill Underwood, Speed Binning with Path Delay Test in 150-nm Technology, IEEE Design & Test, v.20 n.5, p.41-45, September 2003 [doi>10.1109/MDT.2003.1232255]
• 13: Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins , Vivek De, Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.863-870, October 2003 [doi>10.1109/TVLSI.2003.812298]
• 14: Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Computation and Refinement of Statistical Bounds on Circuit Delay, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775922]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Measurement, Performance, Reliability

Keywords:
leakage, parametric yield, variability