Modular scheduling of guarded atomic actions

ABSTRACT

A modular synthesis flow is essential for a scalable and hierarchical design methodology. This paper considers a particular modular flow where each module has interface methods and the internal behavior of the module is described in terms of a set of guarded atomic actions on the state elements of the module. A module can also read and update the state of other modules but only by invoking the interface methods of those modules. This paper extends the past work on hardware synthesis of a set of guarded atomic actions by Hoe and Arvind to modules of such actions. It presents an algorithm that, given the scheduling constraints on the interface methods of the called modules, derives the "glue logic" and the scheduling constraints for the interface methods of the calling module such that the atomicity of the guarded actions is preserved across module boundaries. Such modules provide reusable IP which facilitates "correctness by construction" design methodology. It also reduces compile-times dramatically in comparison to the compilation that flattens all the modules first.

REFERENCES

• 1: Arvind , Xiaowei Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE Micro, v.19 n.3, p.36-46, May 1999 [doi>10.1109/40.768501]
• 2: Augustsson, L. and others. Bluespec: Language definition, Sandburst Corp., 2001.
• 3: Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le Guernic, P. and de Simone, R. The synchronous languages 12 years later. Proceedings of the IEEE, 91 (1). 64--83.
• 4: Berry, G. Esterel on hardware. Philos. Trans. Roy. Soc. London (Series A, 339). 87--104.
• 5: K. Mani Chandy, Parallel program design: a foundation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1988
• 6: David L. Dill, The Murphi Verification System, Proceedings of the 8th International Conference on Computer Aided Verification, p.390-393, August 03, 1996
• 7: Edwards, S.A., High-level Synthesis from the Synchronous Language Esterel. in Proceedings of the International Workshop of Logic and Synthesis (IWLS), (New Orleans, Louisiana, 2002).
• 8: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 9: Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
• 10: George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual conference on Design automation, p.299-302, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266108]
• 11: Hoe, J.C. Operation-centric hardware description and synthesis Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 2000, 139 p.
• 12: James C. Hoe , Arvind, Synthesis of operation-centric hardware descriptions, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 13: Leslie Lamport, Specifying Concurrent Program Modules, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.2, p.190-222, April 1983 [doi>10.1145/69624.357207]
• 14: Juha Plosila , Kaisa Sere, Action Systems in Pipelined Processor Design, Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.156, April 07-10, 1997
• 15: Oliver Schliebusch , Andreas Hoffmann , Achim Nohl , Gunnar Braun , Heinrich Meyr, Architecture Implementation Using the Machine Description Language LISA, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.239, January 07-11, 2002
• 16: J. Staunstrup , M. R. Greenstreet, From high-level descriptions to VLSI circuits, BIT, v.28 n.3, p.620-638, 1988 [doi>10.1007/BF01941138]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Automatic synthesis

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Hardware description languages

General Terms:
Algorithms, Design, Languages, Verification

Keywords:
Algorithms, Design, Languages, Verification