Leakage in nano-scale technologies: mechanisms, impact and design considerations

ABSTRACT

The high leakage current in nano-meter regimes is becoming a significant portion of power dissipation in CMOS circuits as threshold voltage, channel length, and gate oxide thickness are scaled. Consequently, the identification of different leakage components is very important for estimation and reduction of leakage. Moreover, the increasing statistical variation in the process parameters has led to significant variation in the transistor leakage current across and within different dies. Designing with the worst case leakage may cause excessive guard-banding, resulting in a lower performance. This paper explores various intrinsic leakage mechanisms including weak inversion, gate-oxide tunneling and junction leakage etc. Various circuit level techniques to reduce leakage energy and their design trade-off are discussed. We also explore process variation compensating techniques to reduce delay and leakage spread, while meeting power constraint and yield.

REFERENCES

• 1: K. Roy et al. Proceeding of IEEE, Feb, 2003.
• 2: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 3: K. A. Bowman et al. IEEE J. Solid State Circuits, Feb 2002.
• 4: C. H. Kim et al. Symposium on VLSI Circuits, 2003.
• 5: S. Mukhopadhyay et al. Proceedings of DAC, 2003.
• 6: http://www-device.eecs.berkeley.edu/ bsim3/
• 7: "Well-Tempered" Bulk-Si NMOSFET Device Home Page", Available: http://www-mtl.mit.edu/Well/
• 8: L. Wei et al. IEEE Transactions on VLSI Systems, 16,1999.
• 9: Tanay Karnik , Yibin Ye , James Tschanz , Liqiong Wei , Steven Burns , Venkatesh Govindarajulu , Vivek De , Shekhar Borkar, Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514042]
• 10: N. Sirisantana et al. Int. Conf. on Computer Design, 2000.
• 11: Y. Ye et al. IEEE Symposium on VLSI Circuits, 1998.
• 12: Z. Chen et al. IEEE Int. Conf. on Comp. Aided Design, 1998.
• 13: S. Mukhopadhyay et al. IEEE Tran. on VLSI Systems, 2003.
• 14: M. C. Johnson et al. ACM/IEEE DAC, 1999.
• 15: S. Mutoh et al. IEEE J. Solid State Circuits, 30, 1995.
• 16: James Kao , Anantha Chandrakasan , Dimitri Antoniadis, Transistor sizing issues and tool for multi-threshold CMOS technology, Proceedings of the 34th annual conference on Design automation, p.409-414, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266182]
• 17: H. Kawaguchi et al. ISSCC, 1998.
• 18: T. Kuroda et al. ISSCC 1996.
• 19: A. Keshavarzi et al. NASA Symp. on VLSI Design, 1999.
• 20: S. Narendra et al. IEEE J. Solid State Circuits, May 2003.
• 21: C. H. Kim et al. ISLPED 2003.
• 22: H. Mizuno et al. IEEE J. Solid-State Circuits., 34, 1999.
• 23: C. H. Kim et al. ACM/IEEE DATE, 2002.
• 24: K. Nose et al. IEEE Custom Integrated Circ. Conf., 93, 2001.
• 25: R. Rao, et al. IEEE Transaction on VLSI, Feb. 2004.
• 26: S. Mukhopadhyay, et al. ISLPED, 2003.
• 27: J. Tschanz et al. IEEE J. Solid-State Circuits, Nov. 2002.
• 28: J. Tschanz et al. IEEE J. Solid-State Circuits, May 2003.
• 29: A. Alvandpour et al. IEEE J. Solid-State Circuits, May 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design, Experimentation, Performance

Keywords:
circuit design, leakage current, process variation