Performance evaluation of a commercial cache-coherent shared memory multiprocessor

ABSTRACT

This paper describes an approximate Mean Value Analysis (MVA) model developed to project the performance of a small-scale shared-memory commercial symmetric multiprocessor system. The system, based on Hewlett Packard Precision Architecture processors, supports multiple active user processes and multiple execution threads within the operating system. Using detailed timing for hardware delays, a customized approximate closed queueing model is developed for the multiprocessor system. The model evaluates delays due to bus and memory contention, and cache interference. It predicts bus bandwidth requirements and utilizations for the bus and memory controllers. An extension to handle I/O traffic is outlined. Applications are profiled on the basis of execution traces on uniprocessor systems to provide inputs parameters for the model. Performance effects of various detailed architectural tradeoffs (memory interleaving, lower memory latencies) are examined. The sensitivity of overall system performance to various parameters is explored. Preliminary measurements of uniprocessor systems are compared against the model predictions. A prototype multiprocessor system is under development. We intend to validate the modeling results against measurements.

REFERENCES

• BoBuCh89: B. D. Boschma, D. M. Burns, R. Chin, N. S. Fiduccia, C. Hu, M. J. Reed, T. I. Rueth, F. X. Schumacher and V. Shen, "A 30 MIPS VLSI CPU", Proc. of the International Solid-State Circuits Conference, New York, N.Y., Feb. 15- 17, 1989, pp. 82-83.
• CeFe78: L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems", IEEE Transactions on Computers C- 27, 12 (December 1978), pp. 1112-1118.
• Ferr78: D. Ferrari, Computer Systems Performance Evaluation, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1978.
• GaScGo87: G.R. Gassman, M. W. Schrempp, A. Goundan, R. Chin, R. D. Odineal and M. Jones, "VLSI- Based High-Performance HP Precision Architecture Computers", Hewlett-Packard Journal 38, 9 (September 1987), pp. 38-48.
• Good83: James R. Goodman, Using cache memory to reduce processor-memory traffic, Proceedings of the 10th annual international symposium on Computer architecture, p.124-131, June 13-17, 1983, Stockholm, Sweden
• Lee89: Ruby B. Lee, Precision Architecture, Computer, v.22 n.1, p.78-91, January 1989 [doi>10.1109/2.19825]
• Luke86: J. A. Lukes, "HP Precision Architecture Performance Analysis", Hewlett-Packard Journal 37, 8 (August 1986), pp. 30-39.
• ReLa80: M. Reiser , S. S. Lavenberg, Mean-Value Analysis of Closed Multichain Queuing Networks, Journal of the ACM (JACM), v.27 n.2, p.313-322, April 1980 [doi>10.1145/322186.322195]
• VeLaZa88: M. K. Vernon , E. D. Lazowska , J. Zahorjan, An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols, Proceedings of the 15th Annual International Symposium on Computer architecture, p.308-315, May 30-June 02, 1988, Honolulu, Hawaii, United States
• VeJoSo88: Mary K. Vernon , Rajeev Jog , Gurindar S. Sohi, Performance analysis of hierarchical cache-consistent multiprocessors, Performance Evaluation, v.9 n.4, p.287-302, Aug. 1989 [doi>10.1016/0166-5316(89)90046-1]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Shared memory

Additional Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Cache memories
      B.3.3 Performance Analysis and Design Aids**
          Subjects: Simulation**

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

General Terms:
Design, Measurement, Performance