Technology, performance, and computer-aided design of three-dimensional integrated circuits

ABSTRACT

We present an overview of a new monolithic fabrication technology known as three-dimensional integration. 3D integration refers to any process by which multiple conventional device layers may be stacked and electrically interconnected. By combining state-of-the-art single-wafer integration with a high-density inter-wafer interconnect, our 3D integration process is capable of providing improved circuit performance in terms of metrics such as wire length, area, timing, and energy consumption. In this paper, we will discuss the overall 3D integration process flow, as well as specific technological challenges and the issues they present to circuit designers. We will also describe how these issues may be tackled during the placement, routing, and layout stages of physical design. Finally, we will present some performance results that may be obtained by integrating circuits in three dimensions.

REFERENCES

• 1: M. T. Bohr. Interconnect scaling -- the real limiter to high-performance ULSI. In Proc. IEDM, pages 241--244, 1995.
• 2: International technology roadmap for semiconductors. http://public.itrs.net/.
• 3: C. W. Eichelberger. Three-dimensional multichip module system. United States Patent 5,111,278, May 1992.
• 4: V. Subramanian, P. Dankoski, L. Degertekin, B. T. Khuri-Yakub, and K. C. Saraswat. Controlled two-step solid-phase crystallization for high-performance polysilicon TFTs. IEEE Electron Device Letters, 18:378--381, Aug. 1997.
• 5: A. Fan, A. Rahman, and R. Reif. Copper wafer bonding. Electrochemical and Solid-State Letters, 2:534--536, 1999.
• 6: Y. Kwon, A. Jindal, J. J. McMahon, J.-Q. Lu, R. J. Gutmann, and T. S. Cale. Dielectric glue wafer bonding for 3D ICs. In Proc. MRS, Spring 2003.
• 7: B. A. Ridley, B. Nivi, and J. M. Jacobson. All-inorganic field-effect transistors fabricated by printing. Science, 286:746--749, 1999.
• 8: A. Rahman, A. Fan, J. Chung, and R. Reif. Wire-length distribution of three-dimensional integrated circuits. In Proc. IITC, pages 233--235, 1999.
• 9: Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000 [doi>10.1109/92.902261]
• 10: Arifur Rahman , Shamik Das , Anantha P. Chandrakasan , Rafael Reif, Wiring requirement and three-dimensional integration technology for field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.44-54, February 2003 [doi>10.1109/TVLSI.2003.810003]
• 11: Kuan-Neng Chen , Andy Fan , Rafael Reif, Microstructure examination of copper wafer bonding, Journal of Electronic Materials, v.30 n.4, p.331-335, April 2001 [doi>10.1007/s11664-001-0039-6]
• 12: K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Microstructure evolution and abnormal grain growth during copper wafer bonding. Applied Physics Letters, 81(20):3774--3776, 2002.
• 13: K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Temperature and duration effect on microstructure evolution during copper wafer bonding. Journal of Electronic Materials, 32(12):1371--1374, 2003.
• 14: K. N. Chen, C. S. Tan, A. Fan, and R. Reif. Morphology and bond strength map of copper wafer bonding for advanced 3-D IC technology. Electrochemical and Solid-State Letters, 7(1):G14--G16, 2004.
• 15: K. N. Chen, A. Fan, C. S. Tan, and R. Reif. Contact resistance measurement of bonded copper interconnects for three-dimensional integration technology. IEEE Electron Device Letters, 51(2):20--22, 2004.
• 16: C. S. Tan, A. Fan, K. N. Chen, and R. Reif. Low-temperature thermal oxide to plasma-enhanced chemical vapor deposition oxide wafer bonding for thin-film transfer application. Applied Physics Letters, 82(16):2649--2651, 2003.
• 17: Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119783]
• 18: Shamik Das , Anantha Chandrakasan , Rafael Reif, Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.13, February 20-21, 2003
• 19: http://vlsicad.cs.ucla.edu/GSRC/bookshelf/Slots/Placement/plFormats.html.
• 20: http://openeda.org/download_lefdef.html.
• 21: A. E. Dunlop and B. W. Kernighan. A procedure for placement of standard cell VLSI circuits. In IEEE Transactions on Computer-Aided Design, pages 92--98, 1985.
• 22: M. Burstein and R. Pelavin. Hierarchical wire routing. IEEE Transactions on Computer-Aided Design, CAD-2(4):223--234, 1983.
• 23: Charles J. Alpert, The ISPD98 circuit benchmark suite, Proceedings of the 1998 international symposium on Physical design, p.80-85, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274546]
• 24: John K. Ousterhout , Gordon T. Hamachi , Robert N. Mayo , Walter S. Scott , George S. Taylor, Magic: A VLSI layout system, Proceedings of the 21st conference on Design automation, p.152-159, June 25-27, 1984, Albuquerque, New Mexico, United States
• 25: A Comprehensive Layout Methodology and Layout-Specific Circuit Analyses for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.246, March 18-21, 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)
      B.7.2 Design Aids
          Subjects: Placement and routing

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance

Keywords:
3-D IC, 3-D VLSI, 3-D integration, layout, placement, routing