Temperature-aware microarchitecture: Modeling and implementation

ABSTRACT

With cooling costs rising exponentially, designing cooling solutions for worst-case power dissipation is prohibitively expensive. Chips that can autonomously modify their execution and power-dissipation characteristics permit the use of lower-cost cooling solutions while still guaranteeing safe temperature regulation. Evaluating techniques for this dynamic thermal management (DTM), however, requires a thermal model that is practical for architectural studies.This paper describes HotSpot, an accurate yet fast and practical model based on an equivalent circuit of thermal resistances and capacitances that correspond to microarchitecture blocks and essential aspects of the thermal package. Validation was performed using finite-element simulation. The paper also introduces several effective methods for DTM: "temperature-tracking" frequency scaling, "migrating computation" to spare hardware units, and a "hybrid" policy that combines fetch gating with dynamic voltage scaling. The latter two achieve their performance advantage by exploiting instruction-level parallelism, showing the importance of microarchitecture research in helping control the growth of cooling costs.Modeling temperature at the microarchitecture level also shows that power metrics are poor predictors of temperature, that sensor imprecision has a substantial impact on the performance of DTM, and that the inclusion of lateral resistances for thermal diffusion is important for accuracy.

REFERENCES

• 1: Bakker, A. and Huijsing, J. 2000. High-Accuracy CMOS Smart Temperature Sensors. Kluwer Academic, Boston, MA.
• 2: Bannon, P. 2002. Personal communication.
• 3: Benedek, Z., Courtois, B., Farkas, G., Kollár, E., Mir, S., Poppe, A., Rencz, M., Székely, V., and Torki, K. 2001. A scalable multi-functional thermal test chip family: Design and evaluation. Transactions of the ASME, Journal of Electronic Packaging 123, 4 (Dec.), 323--330.
• 4: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 5: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 6: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 7: Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997 [doi>10.1145/268806.268810]
• 8: Ramon Canal , Joan-Manuel Parcerisa , Antonio Gonzalez, A Cost-Effective Clustered Architecture, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.160, October 12-16, 1999
• 9: Ashutosh Dhodapkar , Chee How Lim , George Cai , W. Robert Daasch, TEM2P2EST: A Thermal Enabled Multi-model Power/Performance ESTimator, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.112-125, November 12, 2000
• 10: Fleischmann, M. 2000. Crusoe power management: Cutting ×86 operating power through LongRun. In Embedded Processor Forum.
• 11: Garrett, J. and Stan, M. R. 2001. Active threshold compensation circuit for improved performance in cooled CMOS systems. In Proceedings of the International Symposium on Circuits and Systems, 410--413.
• 12: Gunther, S., Binns, F., Carmean, D. M., and Hall, J. C. 2001. Managing the impact of increasing microprocessor power consumption. In Intel Technology Journal.
• 13: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 14: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 15: Krum, A. 2000. Thermal management. In The CRC Handbook of Thermal Engineering, F. Kreith, Ed. CRC Press, Boca Raton, FL, 2.1--2.92.
• 16: Lee, S., Song, S., Au, V., and Moran, K. 1995. Constricting/spreading resistance model for electronics packaging. In Proceedings of the ASME/JSME Thermal Engineering Conference, 199--206.
• 17: Yingmin Li , Dharmesh Parikh , Yan Zhang , Karthik Sankaranarayanan , Mircea Stan , Kevin Skadron, State-Preserving vs. Non-State-Preserving Leakage Control in Caches, Proceedings of the conference on Design, automation and test in Europe, p.10022, February 16-20, 2004
• 18: A Thermal-Aware Superscalar Microprocessor, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.517, March 18-21, 2002
• 19: Mahajan, R. 2002. Thermal management of CPUs: A perspective on trends, needs and opportunities. Keynote presentation at the 8th Int'l Workshop on THERMal INvestigations of ICs and Systems.
• 20: Robertson, J. 2002. Intel hints of next-generation security technology for mpus. EE Times.
• 21: Rohou, E. and Smith, M. 1999. Dynamically managing processor temperature and power. In Proceedings of the 2nd Workshop on Feedback-Directed Optimization.
• 22: Sabry, M.-N. 2002. Dynamic compact thermal models: An overview of current and potential advances. In Proceedings of the 8th Int'l Workshop on THERMal INvestigations of ICs and Systems. Invited paper.
• 23: Hector Sanchez , Belli Kuttanna , Tim Olson , Mike Alexander , Gian Gerosa , Ross Philip , Jose Alvarez, Thermal Management System for High Performance PowerPCTM Microprocessors, Proceedings of the 42nd IEEE International Computer Conference, p.325, February 23-26, 1997
• 24: Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
• 25: Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
• 26: SIA 2001. International Technology Roadmap for Semiconductors. SIA.
• 27: Kevin Skadron, Hybrid Architectural Dynamic Thermal Management, Proceedings of the conference on Design, automation and test in Europe, p.10010, February 16-20, 2004
• 28: Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
• 29: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 30: Skadron, K., Stan, M. R., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D. 2003b. Temperature-aware microarchitecture: Extended discussion and results. Tech. Rep. CS-2003-08, University of Virginia Department of Computer Science. Apr.
• 31: Skadron, K., Stan, M. R., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D. 2003c. Temperature-aware computer systems: Opportunities and challenges. IEEE Micro 23, 6 (Nov.--Dec.), 52--61.
• 32: Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782831]
• 33: Stan, M. R., Skadron, K., Barcella, M., Huang, W., Sankaranarayanan, K., and Velusamy, S. 2003. Hotspot: A dynamic compact thermal model at the processor-architecture level. Microelectronics Journal: Circuits and Systems 34, 12 (Dec.), 1153--1165.
• 34: Standard Performance Evaluation Corporation. SPEC CPU2000 Benchmarks. http://www.specbench.org/osg/cpu2000.
• 35: Viswanath, R., Vijay, W., Watwe, A., and Lebonheur, V. 2000. Thermal performance challenges from silicon to systems. Intel Technology Journal.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers

General Terms:
Design, Measurement, Performance

Keywords:
Dynamic compact thermal models, dynamic thermal management, dynamic voltage scaling, feedback control, fetch gating