ACM Home Page
Please provide us with feedback. Feedback
Implementation of elliptic curve cryptosystems over GF(2n) in optimal normal basis on a reconfigurable computer
Source International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays table of contents
Monterey, California, USA
POSTER SESSION: Poster abstracts table of contents
Pages: 259 - 259  
Year of Publication: 2004
ISBN:1-58113-829-6
Authors
Sashisu Bajracharya  George Mason University
Chang Shu  George Mason University
Kris Gaj  George Mason University
Tarek El-Ghazawi  The George Washington University
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Citation Count: 1
Additional Information:

abstract   cited by   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/968280.968354
What is a DOI?

ABSTRACT

During the last few years, a considerable effort has been devoted to the development of reconfigurable computers, machines that are based on the close interoperation of traditional microprocessors and Field Programmable Gate Arrays. Several prototype machines of this type have been designed, and demonstrated significant speed-ups compared to conventional workstations for computationally intensive problems, such as codebreaking. In this paper, we demonstrate an efficient implementation of Elliptic Curve scalar multiplication over GF(2 n ) in Optimal Normal Basis, using one of the leading reconfigurable computers available on the market, SRC-6E. We show how the hardware architecture and programming model of this reconfigurable computer has influenced the choice of the optimum program partitioning scheme. The detailed analysis of the control, data transfer, and reconfiguration overheads is given in the paper. The end-to-end speed-ups in the range from 895 to 1300 compared to the microprocessor implementation are demonstrated depending on the chosen partitioning scheme.


Collaborative Colleagues:
Sashisu Bajracharya: colleagues
Chang Shu: colleagues
Kris Gaj: colleagues
Tarek El-Ghazawi: colleagues