Using reconfigurability to achieve real-time profiling for hardware/software codesign

ABSTRACT

Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces many problems, one being how to partition a single design for the two platforms to achieve the best performance with the least effort. Since the latest FPGA technology allows the integration of soft or hard CPU cores with dedicated logic on a single chip, this presents new opportunities for addressing hardware/software codesign issues in the FPGA design process by utilizing the reconfigurable environment.This paper introduces SnoopP, a non-intrusive, real time, profiling tool. The user is able to obtain a clock cycle accurate profile of the real time performance of a software program running on a soft-core processor instantiated on an FPGA. SnoopP is an essential tool for hardware/software codesign on a reconfigurable platform. It allows the user to quickly obtain accurate profiling information that may greatly influence the partitioning of the design.

REFERENCES

• 1: Altera's Home Page. Online: http://www.altera.com.
• 2: Xilinx's Home Page. Online: http://www.xilinx.com.
• 3: K. Scott Hemmert , Justin L. Tripp , Brad L. Hutchings , Preston A. Jackson, Source Level Debugger for the Sea Cucumber Synthesizing Compiler, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.228, April 09-11, 2003
• 4: GNU's Not Unix! The GNU Project and Free Software Foundation (FSF). Online: http://www.gnu.org.
• 5: Shinji Kimura , Yasufumi Itou , Makoto Hirao , Katumasa Watanabe , Mitsuteru Yukishita , Akira Nagoya, A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.147, March 24-26, 1997
• 6: Josef Fleischmann , Klaus Buchenrieder , Rainer Kress, Codesign of embedded systems based on Java and reconfigurable hardware components, Proceedings of the conference on Design, automation and test in Europe, p.26-es, January 1999, Munich, Germany [doi>10.1145/307418.307466]
• 7: Jean E. Vuillemin , Patrice Bertin , Didier Roncin , Mark Shand , Hervé H. Touati , Philippe Boucard, Programmable active memories: reconfigurable systems come of age, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.56-69, March 1996 [doi>10.1109/92.486081]
• 8: Olivier Hébert , Ivan C. Kraljic , Yvon Savaria, A method to derive application-specific embedded processing cores, Proceedings of the eighth international workshop on Hardware/software codesign, p.88-92, May 2000, San Diego, California, United States [doi>10.1145/334012.334029]
• 9: Daler N. Rakhmatov , Sarma B. K. Vrudhula, Hardware-software bipartitioning for dynamically reconfigurable systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774819]
• 10: Juanjo Noguera , Rosa M. Badia, Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774831]
• 11: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 12: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 13: Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th conference on Design automation, p.507-512, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337559]
• 14: Massimo Baleani , Frank Gennari , Yunjian Jiang , Yatish Patel , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774820]
• 15: Mentor Graphics. Seamless Co-verification Simulator. Online: http://www.mentor.com/seamless.
• 16: PAPI's Home Page. Online: http://icl.cs.utk.edu/projects/papi/.
• 17: S. Browne , J. Dongarra , N. Garner , G. Ho , P. Mucci, A Portable Programming Interface for Performance Evaluation on Modern Processors, International Journal of High Performance Computing Applications, v.14 n.3, p.189-204, August 2000 [doi>10.1177/109434200001400303]
• 18: W. Korn, P.J. Teller, and G. Castillo. Just how accurate are performance counters? In 20th IEEE International Performance, Computing, and Communications Conference, April 2001.
• 19: Brinkley Sprunt, Pentium 4 Performance-Monitoring Features, IEEE Micro, v.22 n.4, p.72-82, July 2002 [doi>10.1109/MM.2002.1028478]
• 20: GNU gprof Manual. Online: http://www.gnu.org/manual/gprof-2.9.1/gprof.html.
• 21: Altera's SOPC Builder. Online: http://www.altera.com/products/software/system/products/sopc/sop-index.html.
• 22: Altera's SOPC Builder. Online: http://www.altera.com/products/software/pld/products/q2/qts-index.html.
• 23: Model Technology Home Page. Online: http://www.model.com.
• 24: First Silicon Solutions Home Page. Online: http://www.fs2.com.
• 25: Reinhold P. Weicker, Dhrystone: a synthetic systems programming benchmark, Communications of the ACM, v.27 n.10, p.1013-1030, Oct 1984 [doi>10.1145/358274.358283]
• 26: J. Daemen and V. Rijmen. Rijndael, the Advanced Encryption Standard. Dr. Dobb's Journal, 26(3), 2001.
• 27: Page: The Block Cipher Rijndael. Source Code Download: Reference code in ANSI C v2.2. Online: http://www.esat.kuleuven.ac.be/~rijmen/rijndael/.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Measurement techniques

General Terms:
Design, Measurement, Performance

Keywords:
FPGA, embedded processor, hardware/software codesign, performance measurement, profiling, soft processor