The SFRA: a corner-turn FPGA architecture

ABSTRACT

FPGAs normally operate at whatever clock rate is appropriate for the loaded configuration. When FPGAs are used as computational devices in a larger system, however, it is better to employ fixed-frequency FPGAs operating at a high clock frequency. Such fixed-frequency arrays require pipelined interconnect structures, which are difficult to support in a traditional FPGA architecture. We have developed a novel approach, called a "corner-turn" interconnect, based on a Manhattan array of logically depopulated S-boxes with full connectivity but limited routability. This interconnect supports new polynomial-time routing techniques while maintaining conventional placement and other upstream toolflow. We have used the corner-turn interconnect to define a fixed-frequency FPGA architecture, the SFRA, that is largely compatible with the Xilinx Virtex while providing higher speed, pipelined operation. Our tools automatically repipeline designs to operate at the SFRA's intrinsic clock frequency. Since the arrays are largely compatible, we directly compare the SFRA with the Virtex on four benchmark designs. On these benchmarks, the SFRA offers higher throughput and competitive throughput per area. The SFRA routing and retiming tools also run one to two orders of magnitude faster than their Xilinx counterparts.

REFERENCES

• 1: V. Betz and J. Rose. Effect of the prefabricated routing track distribution on fpga area-efficiency, 1998.
• 2: Chameleon systems, http://www.chameleonsystems.com/.
• 3: J. Gaisler. LEON SPARC-compatable processor, http://www.gaisler.com/leonmain.html.
• 4: Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, United States
• 5: Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
• 6: Peter Hallschmid , Steven J. E. Wilton, Detailed routing architectures for embedded programmable logic IP cores, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.69-74, February 2001, Monterey, California, United States [doi>10.1145/360276.360300]
• 7: J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
• 8: C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming. In Third Caltech Conference On VLSI, March 1993.
• 9: Guy Lemieux , Paul Leventis , David Lewis, Generating highly-routable sparse crossbars for PLDs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.155-164, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329199]
• 10: E. Mirsky and A. DeHon. Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proceedings of the IEEE Symposium on Field-Programmable Gate Arrays for Custom Computing Machines. IEEE, April 1996.
• 11: NIST. Federal information processing standards (FIPS) publication 197: Advanced encryption standard, 2001. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.
• 12: T. Smith and M. Waterman. Identification of common molecular subsecquences, 1981.
• 13: William Tsu , Kip Macy , Atul Joshi , Randy Huang , Norman Walker , Tony Tung , Omid Rowhani , Varghese George , John Wawrzynek , André DeHon, HSRA: high-speed, hierarchical synchronous reconfigurable array, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.125-134, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296442]
• 14: Nicholas Croyle Weaver , John Wawrzynek, The sfra: a fixed frequency fpga architecture, 2003
• 15: Nicholas Weaver , Yury Markovskiy , Yatish Patel , John Wawrzynek, Post-placement C-slow retiming for the xilinx virtex FPGA, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611845]
• 16: Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. Virtex Series FPGAs, 1999.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Design studies

General Terms:
Design, Performance

Keywords:
FPGA CAD, FPGA architecture, FPGA design study, FPGA optimization