Topology optimization for application-specific networks-on-chip

ABSTRACT

Compared to the well understood macro networks, networks-on-chip introduce novel design challenges. The characteristics of the system data flows and the knowledge of the required wire lengths can be exploited to optimize for speed and power consumption. A component library for flexible construction of interconnection architectures is being developed at the Tampere University of Technology to enable the creation of application development platforms. The overall design flow of these development platforms is reviewed in this paper. Network-on-chip topology optimization is addressed by describing the methodologies used by an effective design automation tool. The detailed cost functions of the tool capture the factors contributing to the speed and power consumption of asynchronous interconnections, while different abstraction level input information is supported. A case study into the application domain of industrial process control and monitoring is presented in order to evaluate the result quality.

REFERENCES

• 1: Tapani Ahonen , Tero Nurmi , Jari Nurmi , Jouni Isoaho, Block-wise Extraction of Rent's Exponents for an Extensible Processor, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.193, February 20-21, 2003
• 2: D. I. August, K. Keutzer, S. Malik, and A. R. Newton. A disciplined approach to the development of platform architectures. Microelectronics Journal, 33(11), November 2002.
• 3: M. Gerla. On the topological design of distributed computer networks. IEEE Transactions on Communications, 25(1), January 1977.
• 4: S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, 220(4598):671--679, May 1983.
• 5: Anup Kumar , Rakesh M. Pathak , M. C. Gupta, Genetic algorithm based approach for designing computer network topology, Proceedings of the 1993 ACM conference on Computer science, p.358-365, February 16-18, 1993, Indianapolis, Indiana, United States [doi>10.1145/170791.170871]
• 6: Z. Liu , Arunita Jaekel , S. Bandyopadhyay, A Genetic Algorithm for Optimization of Logical Topologies in Optical Networks, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.11, April 15-19, 2002
• 7: J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, and W. Fichtner. Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems. In Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington DC, USA, September 1999.
• 8: Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Constraint-driven communication synthesis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514114]
• 9: J. Rong-Hong, H. Fung-Jen, and C. Sheng-Tzong. Topological optimization of a communication network subject to a reliability constraint. IEEE Transactions on Reliability, 42(1), March 1993.
• 10: Ilkka Saastamoinen , David Sigüenza-Tortosa , Jari Nurmi, An IP-based on-chip packet-switched network, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 11: D. Siguenza-Tortosa , J. Nurmi, VHDL-based simulation environment for Proteo NoC, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop (HLDVT'02), p.1, October 27-29, 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Design

Keywords:
application-specific network, network-on-chip, platform design, topology optimization