| Self-consistent power/performance/reliability analysis for copper interconnects |
| Full text |
Pdf
(352 KB)
|
| Source
|
International Workshop on System-Level Interconnect Prediction
archive
Proceedings of the 2004 international workshop on System level interconnect prediction
table of contents
Paris, France
SESSION: Models and metrics of interconnect performance
table of contents
Pages: 17 - 22
Year of Publication: 2004
ISBN:1-58113-818-0
|
|
Authors
|
|
Bipin Rajendran
|
Stanford University, Stanford, CA
|
|
Pawan Kapur
|
Stanford University, Stanford, CA
|
|
Krishna C. Saraswat
|
Stanford University, Stanford, CA
|
|
R. Fabian
|
Stanford University, Stanford, CA
|
|
W. Pease
|
Stanford University, Stanford, CA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 15, Citation Count: 0
|
|
|
ABSTRACT
Joule heating in interconnects raises the temperature of the metals above that of the substrate, which impacts both performance and reliability of Integrated Circuits. The resistivity of the metal depends on temperature, surface scattering and the thickness of the resistive diffusion barrier. The effective thermal conductivity of inter-layer dielectrics (ILD) depends on the vias. In this work, we account for all these dependencies to determine the temperature profile in the metal lines; the resulting performance is also studied. Two configurations are considered, both of which incorporate low-k materials in the backend: one in which both the ILD and inter-metal dielectric (IMD) are replaced by low-k material (homogeneous), and the other in which only the IMD is replaced by low-k, and SiO2 is used as the ILD material (non-homogenous). We find that the temperature excursion at the top metal level (relative to the substrate) increases approximately by a factor of 10 in the first case versus 3 for the second by the year 2016. Using the above Joule heating model, coupled with electromigration model, we compare the maximum allowed current density dictated by electromigration constraints for the two low-k technology options.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Ting-Yen Chiang & K.C Saraswat, Symposium on VLSI Circuits, 2003. Page(s): 275--278.
|
 |
2
|
Kaustav Banerjee , Massoud Pedram , Amir H. Ajami, Analysis and optimization of thermal issues in high-performance VLSI, Proceedings of the 2001 international symposium on Physical design, p.230-237, April 01-04, 2001, Sonoma, California, United States
[doi> 10.1145/369691.369779]
|
| |
3
|
The International Technology Roadmap for Semiconductors (ITRS), 2002.
|
| |
4
|
L. A. Maissel and R. Glang, eds., Handbook of thin film technology, Chapter 13, McGraw Hill Book Company, 1970.
|
| |
5
|
P. Kapuret al, IEEE Transactions on Electron Devices, vol. 49, no. 4, April, 2002.
|
| |
6
|
F. Chen and D. Gardner, IEEE Electron Device Letters, vol. 19, no.12, 1998, pp. 508--510.
|
| |
7
|
J. A. Davis et al, IEEE Transactions on Electron Devices, vol. 45, no.3, March 1998, pp. 580--589.
|
| |
8
|
G. A. Sai-Halasz, Proceedings of the IEEE, vol.83, No. 1, January 1995, pp. 20--36.
|
| |
9
|
P. Kapur et al, Design Automaton Conference (DAC) 2002.
|
| |
10
|
D. Sylvester & K. Keutzer, Proceedings of the IEEE, vol. 89, No. 4, April 2001, pp. 467--489.
|
| |
11
|
J. A. Davis et al, IEEE Transactions on Electron Devices, vol. 45, no.3, March 1998, pp. 590--597.
|
| |
12
|
Ting-Yen Chiang et al, IEDM Technical Digest. 2001 Page(s): 31.2.1--31.2.4.
|
| |
13
|
L. Arnaud et al, IEEE IRPS, 1999, pp 263--269.
|
| |
14
|
A. Deutsch et. al.,IEEE Transactions on Microwave Theory and Techniques, vol. 45, No.10, October 1997, pp. 1836--1846.
|
|