ACM Home Page
Please provide us with feedback. Feedback
Delay-based circuit authentication and applications
Full text PdfPdf (870 KB)
Source Symposium on Applied Computing archive
Proceedings of the 2003 ACM symposium on Applied computing table of contents
Melbourne, Florida
SESSION: Computer security table of contents
Pages: 294 - 301  
Year of Publication: 2003
ISBN:1-58113-624-2
Authors
Blaise Gassend  Massachusetts Institute of Technology, Cambridge, MA
Dwaine Clarke  Massachusetts Institute of Technology, Cambridge, MA
Marten van Dijk  Massachusetts Institute of Technology, Cambridge, MA
Srinivas Devadas  Massachusetts Institute of Technology, Cambridge, MA
Sponsor
SIGAPP: ACM Special Interest Group on Applied Computing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 34,   Citation Count: 3
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/952532.952593
What is a DOI?

ABSTRACT

We describe a technique to reliably identify individual integrated circuits (ICs), based on a prior delay characterization of the IC.We describe a circuit architecture for a key card for which authentication is delay based, rather than based on a digital secret key. We argue that key cards built in this fashion are resistant to many known kinds of attacks.Since the delay of ICs can vary with environmental conditions such as temperature, we develop compensation schemes and show experimentally that reliable authentication can be performed in the presence of significant environmental variations.The delay information that is extracted from the IC can also be used to generate keys for use in classical cryptographic primitives. Applications that rely on these keys for security would be less vulnerable to physical attack.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
R. J. Anderson and M. G. Kuhn. Tamper Resistance- A Cautionary Note. In Proceedings of Second Usenix Workshop on Electronic Commerce, pages 1--11, 1996.
 
3
 
4
D. S. Boning and S. Nassif. Models of Process Variations in Device and Interconnect. In A. Chandrakasan, W. Bowhill, and F. Fox, editors, Design of High Performance Microprocessor Circuits, chapter 6. IEEE Press, 2000.
 
5
D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom. Kulwer Academic Publishers, 2002.
6
 
7
 
8
9
 
10
11
 
12
K. Lofstrom, W. R. Daasch, and D. Taylor. IC Identification Circuit Using Device Mismatch. In Proceedings of ISSCC 2000, pages 372--373, February 2000.
 
13
 
14
 
15
 
16
 
17


Collaborative Colleagues:
Blaise Gassend: colleagues
Dwaine Clarke: colleagues
Marten van Dijk: colleagues
Srinivas Devadas: colleagues