ACM Home Page
Please provide us with feedback. Feedback
Lattice-based memory allocation
Full text PdfPdf (366 KB)
Source International Conference on Compilers, Architecture and Synthesis for Embedded Systems archive
Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems table of contents
San Jose, California, USA
SESSION: Memory hierarchy table of contents
Pages: 298 - 308  
Year of Publication: 2003
ISBN:1-58113-676-5
Authors
Alain Darte  CNRS, LIP, ENS-Lyon, Lyon, France
Rob Schreiber  Hewlett Packard Laboratories, Palo Alto, CA
Gilles Villard  CNRS, LIP, ENS-Lyon, Lyon, France
Sponsors
ACM: Association for Computing Machinery
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 28,   Citation Count: 9
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/951710.951749
What is a DOI?

ABSTRACT

We investigate the problem of memory reuse, for reducing the necessary memory size, in the context of compilation of dedicated processors. Memory reuse is a well-known concept when allocating registers (i.e., scalar variables). Its (recent) extension to arrays was studied mainly by Lefebvre and Feautrier (for loop parallelization) and by Quilleré and Rajopadhye (for circuit synthesis based on recurrence equations). Both consider affine mappings of indices to data, with modulo expressions in the first and (mainly) projections in the second. We develop a mathematical framework based on (integral) critical lattices that subsumes all previous approaches and gives new insights into the problem. Our technique consists first in building an abstract representation of conflicting indices (equivalent in a multi-dimensional space to the interference graph for register allocation), then in defining an integral lattice, admissible for the set of differences of conflicting indices, used to build a valid modular allocation. We also show the link with critical lattices, successive minima, and basis reduction, and we analyze various strategies for lattice-based memory allocation.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
A. Darte, M. Dion, and Y. Robert. A characterization of one-to-one modular mappings. Parallel Processing Letters, 5(1):145--157, 1996.
3
 
4
 
5
C. Dwork. Lattices and their application to cryptography. Available as lecture notes http://theory.stanford.edu/~csilvers/cs359/, 1998.
 
6
F. Catthoor. etal. Atomium: A toolbox for optimising memory I/O using geometrical models. http://www.imec.be/design/atomium/.
 
7
P. Feautrier. Data flow analysis of scalar and array references. International Journal of Parallel Programming, 20(1):23--53, 1991.
 
8
 
9
P. M. Gruber. Geometry of numbers. In P. Gruber and J. Wills, editors, Handbook of Convex Geometry, volume~B, chapter 3.1, pages 739--763. Elsevier Science Publishers B.V., 1993.
 
10
P. M. Gruber and C. G. Lekkerkerker. Geometry of Numbers. North Holland, second edition, 1987.
 
11
L. Hafer. The generalized basis reduction algorithm (annotated). http://www.cs.sfu.ca/~lou/MITACS/grb.pdf, June 2000.
 
12
13
 
14
 
15
 
16
L. Lovász. An Algorithmic Theory of Numbers, Graphs, and Convexity, volume 50 of CBMS-NSF Regional Conference Series in Applied Mathematics. SIAM, 1986.
 
17
 
18
M. Newman. Integral Matrices. Academic Press, 1972.
19
 
20
P. Quinton, S. Rajopadhye, T. Risset, et al. Alpha homepage: A language dedicated to the synthesis of regular architectures. http://www.irisa.fr/cosi/.
21
22
 
23
A. Turjan and B. Kienhuis. Storage management in process networks using the lexicographically maximal preimage. In 14th International Conference on Application-specific Systems, Architectures and Processors (ASAP'03), The Hague, The Netherlands, June 2003. IEEE Computer Society Press.

CITED BY  9

Collaborative Colleagues:
Alain Darte: colleagues
Rob Schreiber: colleagues
Gilles Villard: colleagues