| AES and the cryptonite crypto processor |
| Full text |
Pdf
(346 KB)
|
| Source
|
International Conference on Compilers, Architecture and Synthesis for Embedded Systems
archive
Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
table of contents
San Jose, California, USA
SESSION: Embedded applications
table of contents
Pages: 198 - 209
Year of Publication: 2003
ISBN:1-58113-676-5
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 16, Downloads (12 Months): 89, Citation Count: 4
|
|
|
ABSTRACT
CRYPTONITE is a programmable processor tailored to the needs of crypto algorithms. The design of CRYPTONITE was based on an in-depth application analysis in which standard crypto algorithms (AES, DES, MD5, SHA-1, etc) were distilled down to their core functionality. We describe this methodology and use AES as a central example. Starting with a functional description of AES, we give a high level account of how to implement AES efficiently in hardware, and present several novel optimizations (which are independent of CRYPTONITE).We then describe the CRYPTONITE architecture, highlighting how AES implementation issues influenced the design of the processor and its instruction set. CRYPTONITE is designed to run at high clock rates and be easy to implement in silicon while providing a significantly better performance/area/power tradeoff than general purpose processors.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Amphion Semiconductor Ltd. Corporate Web Site. 2001. http://www.amphion.com.
|
| |
2
|
Amphion Semiconductor Ltd. CS5210-40 High Performance AES Encryption Cores Product Information. 2001. http://www.amphion.com/acrobat/DS5210-40.pdf.
|
| |
3
|
Amphion Semiconductor Ltd. CS5210-40 High Performance AES Decryption Cores Product Information. 2002. http://www.amphion.com/acrobat/DS5250-80.pdf.
|
| |
4
|
Ronald H. Brown, Mary L. Good, and Arati Prabhakar. Data Encryption Standard (DES) (FIPS 46-2). Federal Information Processing Standards Publication (FIPS), Dec 1993. http://www.itl.nist.gov/fipspubs/fip46-2.html (initial version from Jan 15, 1977).
|
| |
5
|
Ronald H. Brown and Arati Prabhakar. FIPS180-1: Secure Hash Standard (SHA). Federal Information Processing Standards Publication (FIPS), May 1993. http://www.itl.nist.gov/fipspubs/fip180-1.htm.
|
| |
6
|
Rainer Buchty. Cryptonite -- A Programmable Crypto Processor Architecture for High-Bandwidth Applications. PhD thesis, Technische Universität München, LRR, September 2002. http://tumb1.biblio.tumuenchen.de/publ/diss/in/2002/buchty.pdf.
|
| |
7
|
J. Daemen and V. Rijmen. The block cipher Rijndael, 2000. LNCS1820, Eds: J.-J. Quisquater and B. Schneier.
|
| |
8
|
J. Daemen and V. Rijmen. Advanced Encryption Standard (AES) (FIPS 197). Technical report, Katholijke Universiteit Leuven/ESAT, Nov 2001. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.
|
| |
9
|
Hifn Inc. 7711 Encryption Processor Data Sheet. 2002. http://www.hifn.com/docs/a/DS-0001-04-7711.pdf.
|
| |
10
|
Hifn Inc. 7751 Encryption Processor Data Sheet. 2002. http://www.hifn.com/docs/a/DS-0013-03-7751.pdf.
|
| |
11
|
Hifn Inc. 7811 Network Security Processor Data Sheet. 2002. http://www.hifn.com/docs/a/DS-0018-02-7811.pdf.
|
| |
12
|
Hifn Inc. 7901 Network Security Processor Data Sheet. 2002. http://www.hifn.com/docs/a/DS-0023-01-7901.pdf.
|
| |
13
|
Hifn Inc. 7902 Network Security Processor Data Sheet. 2002. http://www.hifn.com/docs/a/DS-0040-00-7902.pdf.
|
| |
14
|
Hifn Inc. Corporate Web Site. 2002. http://www.hifn.com.
|
| |
15
|
R. Rivest. RFC1186: The MD4 Message-Digest Algorithm. October 1990. http://www.ietf.org/rfc/rfc1186.txt.
|
| |
16
|
|
| |
17
|
R. Rivest. RFC1312: The MD5 Message-Digest Algorithm, April 1992. http://www.ietf.org/rfc/rfc1321.txt.
|
| |
18
|
Ronald~R. Rivest, M.J.B. Robshaw, R. Sidney, and Y.L. Yin. The RC6™ Block Cipher. August 1998. http://www.rsasecurity.com/rsalabs/rc6/.
|
| |
19
|
Bruce Schneier. 13.9: IDEA. Angewandte Kryptographie: Protokolle, Algorithmen und Sourcecode in C, pages 370--377, 1996. ISBN 3-89319-854-7.
|
| |
20
|
SecuCore Consulting Services. SecuCore AES/Rijndael Core. 2001. http://www.secucore.com/secucore_aes.pdf.
|
| |
21
|
SecuCore Consulting Services. SecuCore DES/3DES Core. 2001. http://www.secucore.com/secucore_des.pdf.
|
| |
22
|
SecuCore Consulting Services. SecuCore SHA-1/MD5/HMAC Core. 2001. http://www.secucore.com/secucore_hmac.pdf.
|
| |
23
|
SecuCore Consulting Services. Corporate Web Site. 2002. http://www.secucore.com/.
|
| |
24
|
Rudolf Usselmann. OpenCores DES Core. Sep 2001. http://www.opencores.org/projects/des/.
|
 |
25
|
|
CITED BY 4
|
|
Guy Gogniat , Tilman Wolf , Wayne Burleson , Jean-Philippe Diguet , Lilian Bossuet , Romain Vaslin, Reconfigurable hardware for high-security/high-performance embedded systems: the SAFES perspective, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.144-154, February 2008
|
|
|
|
|
|
Ronghua Lu , Jun Han , Xiaoyang Zeng , Qing Li , Lang Mai , Jia Zhao, A low-cost cryptographic processor for security embedded system, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
|
|
|
|
INDEX TERMS
Primary Classification:
C.
Computer Systems Organization
C.1
PROCESSOR ARCHITECTURES
C.1.1
Single Data Stream Architectures
Subjects:
RISC/CISC, VLIW architectures
Additional Classification:
E.
Data
E.3
DATA ENCRYPTION
Subjects:
Standards (e.g., DES, PGP, RSA)
General Terms:
Algorithms,
Design,
Performance,
Security
Keywords:
AES,
architecture,
cryptography,
high-bandwidth,
high-speed,
processor,
round key generation,
software implementation
|