Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

This paper presents a new algorithm for the generation of pipelined designs developed for use in an interactive behavioural synthesis system. Our technique uses a novel iterative optimisation algorithm that allows the user to trade-off interactive response time with solution quality. Two examples are given to demonstrate the effectiveness of our approach. These provide comparisons with (i) an expert designer and (ii) recently published algorithms for pipeline synthesis.

REFERENCES

• 1: Park, N., Parker A. C., "Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications", IEEE Transactions on CAD Vol.7 No.3, March 1988.
• 2: Paulin, P. G., Knight, J. P., "Force-Directed Scheduling For the Behavioral Synthesis of ASIC's", IEEE Transactions on CAD, Vol. 8, No. 6, June 1989.
• 3: G. Goossens , J. Vandewlle , H. De Man, Loop optimization in register-transfer scheduling for DSP-systems, Proceedings of the 26th ACM/IEEE conference on Design automation, p.826-831, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74384]
• 4: Mallon, D. J., Denyer, P. B., "Behavioural Synthesis: an interactive approach", IEE Colloquium on "Silicon Compilation", 24th May 1989.
• 5: Mallon, D. J., Denyer, P. B., "SAGE: a system for rapid VLSI design", IEE Colloquium on "New Directions in VLSI Design", 27th November 1989.
• 6: P. B. Denyer , David Renshaw, VLSI Signal Processing; A Bit-Serial Approach, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 7: Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, United States