VHDL system-level specification and partitioning in a hardware/software co-synthesis environment

ABSTRACT

This paper deals with the problems of system-level specification and partitioning in hardware/software co-design. It first discusses the implication of using VHDL as an implementation-independent specification language. A message passing communication mechanism is proposed to relax the strict synchronization imposed by the simulation-based semantics of VHDL. A partitioning technique is then described which is used to partition the VHDL specification into a hardware part and a software part. The partitioning is carried out during the compilation process of VHDL into a design representation which identifies the hardware/software boundary, while capturing hardware and software in a uniform way to allow efficient co-synthesis of both parts. The VHDL compiler and the partitioning algorithm function as the front end of a hardware/software co-synthesis environment which is built on the design representation.

REFERENCES

• 1: Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993 [doi>10.1109/2.204677]
• 2: E. da Silva Barros, "Hardware/Software Partitioning using UNITY," Ph.D. thesis, Fakultat fur Informatik, Universitat Tubingen, 1993.
• 3: W. Ecker, "Using VHDL for HW/SW Co-Specification," Proc. EURO-DAC/EURO-VHDL'93, Sept. 1993.
• 4: P. Eles, K. Kuchcinski, Z. Peng, M. Minea, "Two Methods for Synthesizing VHDL Concurrent Processes," Research Report, LiTH-IDA-R-93-22, Dept. of Computer and Information Science, Linköping University, 1993.
• 5: P. Eles, K. Kuchcinski, Z. Peng, M. Minea, "Synthesis of VHDL Subprograms and Processes in the CAMAD System," Proc. Workshop on Design Methodologies for Microelectronics and Signal Processing, Cracow, Poland, Oct. 1993.
• 6: Petru Eles , Marius Minea , Krzysztof Kuchcinski , Zebo Peng, Synthesis of VHDL concurrent processes, Proceedings of the conference on European design automation, p.540-545, September 19-23, 1994, Grenoble, France
• 7: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 8: Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
• 9: Rajesh K. Gupta , Claudionor N. Coelho, Jr. , Giovanni De Micheli, Program Implementation Schemes for Hardware-Software Systems, Computer, v.27 n.1, p.48-55, January 1994 [doi>10.1109/2.248880]
• 10: IEEE Standard VHDL Language Reference, IEEE Std. 1076--1987, IEEE Computer Society Press, 1987.
• 11: A. Jantsch, P. Ellervee, J. Oberg, A. Hemani, H. Tenhunen, "A Software Oriented Approach to Hardware/Software Codesign," Proc. International Conf. on Compiler Construction, April 1994.
• 12: Sanjaya Kuman , James H. Aylor , Barry W. Johnson , Wm. A. Wulf, A Framework for Hardware/Software Codesign, Computer, v.26 n.12, p.39-45, December 1993 [doi>10.1109/2.247650]
• 13: Z. Peng, K. Kuchcinski, "An Algorithm for Partitioning of Application Specific Systems," Proc. EDAC'93, March 1993.
• 14: Z. Peng, K. Kuchcinski, "Automated Transformation of Algorithms into Register-Transfer Level Implementation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Feb. 1994.
• 15: E. Stoy, Z. Peng, "A Design Representation for Hardware/Software Cosynthesis," Proc. Euromicro Conference'94, System Architecture and Integration, Sept. 1994.
• 16: Donald E. Thomas , Jay K. Adams , Herman Schmit, A Model and Methodology for Hardware-Software Codesign, IEEE Design & Test, v.10 n.3, p.6-15, July 1993 [doi>10.1109/54.232468]
• 17: Nam S. Woo , Alfred E. Dunlop , Wayne Wolf, Codesign from Cospecification, Computer, v.27 n.1, p.42-47, January 1994 [doi>10.1109/2.248879]