Security wrappers and power analysis for SoC technologies

ABSTRACT

Future wireless internet enabled devices will be increasingly powerful supporting many more applications including one of the most crucial, security. Although SoCs offer more resistance to bus probing attacks, power/EM attacks on cores and network snooping attacks by malicious code are relevant. This paper presents a methodology for security on NoC at both the network level (or transport layer) and at the core level (or application layer) is proposed. For the first time a low cost security wrapper design is presented, which prevents unencrypted keys from leaving the cores and NoC. This is crucial to prevent untrusted software on or off the NoC from gaining access to keys. At the core level (application layer) power analysis attacks are examined for the first time for parallel and adiabatic architectural cores. With the emergence of secure IP cores in the market, a security methodology for designing NoCs is crucial for supporting future wireless internet enabled devices.

REFERENCES

• 1: P.Kocher, "Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems", LNCS, 1998.
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Pierre-Yvan Liardet , Nigel P. Smart, Preventing SPA/DPA in ECC Systems Using the Jacobi Form, Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, p.391-401, May 14-16, 2001
• 4: "Star*Core 140 DSP Core Reference Manual", Motorola/Lucent, Sept 1999.
• 5: Srivaths Ravi , Anand Raghunathan , Nachiketh Potlapally, Securing wireless data: system architecture challenges, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan [doi>10.1145/581199.581243]
• 6: Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
• 7: T.Messerges, E.Dabbish, R.Sloan "Investigations of Power analysis attacks on Smartcards" USENIX workshop on Smartcard Technology, 1999.
• 8: Marcello Dalpasso , Alessandro Bogliolo , Luca Benini, Hardware/software IP protection, Proceedings of the 37th conference on Design automation, p.593-596, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337588]
• 9: C.Yeh, J.Lou and J.Kuo, "1.5 V CMOS full-swingenergy efficient logic (EEL) circuit suitable for low-voltage andlow-power VLSI", Electronics Letters, 33(16), 1997, pp. 1375--1376
• 10: Y.Zhang, H.Chen, J.Kuo, "0.8 V CMOS adiabatic differential switch logic circuit using bootstrap technique for low-voltage low-power VLSI", Electronics Letters, 38(24), 2002, pp. 1497 --1499
• 11: Catherine H. Gebotys , Robert J. Gebotys, Secure Elliptic Curve Implementations: An Analysis of Resistance to Power-Attacks in a DSP Processor, Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.114-128, August 13-15, 2002

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

General Terms:
Security

Keywords:
VLIW, adiabatic, design, performance, security