A low-power design methodology for high-resolution pipelined analog-to-digital converters

ABSTRACT

In this paper a general method to design a pipelined ADC with minimum power consumption is presented. By expressing the total static power consumption and the total input-referred noise of the converter as functions of the capacitor values and the resolutions of the converter stages, a simple optimization algorithm is employed to calculate the optimum values of these parameters, which lead to minimum power consumption while a specified noise requirement is satisfied. To determine the bias current values of operational amplifiers, a novel optimal choice for settling and slewing time parameters is proposed applicable to both single-stage and two-stage Miller-compensated opamp structures. Using the proposed methodology, the optimum values for capacitors, the resolutions and the opamp device sizes of all stages are determined in order to minimize the total power consumption. Design examples are presented and compared with conventional approaches to show the effectiveness of the proposed methodology.

REFERENCES

• 1: S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits &Systems-II, Vol.39, No.8, pp.516--523, Aug. 1992.
• 2: J.Goes, et.al, "Systematic design for optimization of high-speed self-calibrated pipelined A/D converters," IEEE Trans. Circuits & Systems-II, vol.45, pp.1513--26, Dec. 98.
• 3: P.T.F. Kwok, H.C.Leung, "Power optimization for pipeline analog-to-digital converters," IEEE Trans. On Circuits & Systems-II, vol.46, pp.549--53, May 1999.
• 4: Maria del Mar Hershenson, Design of pipeline analog-to-digital converters via geometric programming, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.317-324, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774620]
• 5: M. Waltari, Circuit techniques for low-voltage and high-speed A/D converters, PhD. Dissertation, Helsinki Univ. of Tech., 2002.
• 6: B. Razavi, Design of Analog CMOS Integrated Circuits, Mc.Graw-Hill, 2001.
• 7: K. Bult, G. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB DC gain" in IEEE Journal of Solid-State Circuits, vol.25, pp.1379--84, Dec. 1990.
• 8: S.Rabii, B.Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8-um CMOS," in IEEE Journal of Solid-State Circuits, vol.32, pp.783--796, Jun.1997.
• 9: T. Cho, Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures, PhD. Thesis, University of California, Berkeley, 1995.
• 10: A. Abo, P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," in IEEE Journal of Solid-State Circuits, vol.30, pp.166--172, Mar.1995.
• 11: I. Mehr, L. Singer,"A 55-mW, 10-bit, 40-MSample/s nyquist-rate CMOS ADC," in IEEE Journal of Solid-State Circuits, vol.30, pp. 318--325, Mar.2000.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design

Keywords:
low-power design, operational amplifiers, pipelined analog-to-digital converters