| Voltage scheduling under unpredictabilities: a risk management paradigm |
| Full text |
Pdf
(108 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 2003 international symposium on Low power electronics and design
table of contents
Seoul, Korea
SESSION: System estimation and voltage scheduling
table of contents
Pages: 302 - 305
Year of Publication: 2003
ISBN:1-58113-682-X
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 5, Citation Count: 5
|
|
|
ABSTRACT
This paper addresses the problem of voltage scheduling in unpredictable situations. The voltage scheduling problem assigns voltages to operations such that the power is minimized under a clock cycle constraint. In presence of unpredictabilities meeting the clock constraint cannot be guaranteed. This paper proposes a novel risk management based technique to solve this problem. The risk management paradigm assigns a quantified value to the amount of risk the designer is willing to take on the clock cycle constraint. The algorithm then assigns voltages in order to meet the expected value of clock cycle constraint while keeping the maximum delay within the specified "risk" and minimizing the power.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
 |
2
|
|
| |
3
|
A.P. Chandrakasan, S. Sheng and R.W. Brodersen. "Low Power CMOS Digital Design". In IEEE Journal of Solid State Circuits, pages 472--484, April 1992.
|
| |
4
|
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
|
| |
5
|
|
|