A critical analysis of application-adaptive multiple clock processors

ABSTRACT

Enabled by the continuous advancement in fabrication technology, present day synchronous microprocessors include more than 100 million transistors and have clock speeds well in excess of the 1GHz mark. Distributing a low-skew clock signal in this frequency range to all areas of a large chip is a task of growing complexity. As a solution to this problem, designers have recently suggested the use of frequency islands that are locally clocked and externally communicate using mixed timing communication schemes. Such a design style fits nicely the recently proposed concept of voltage islands that, in addition, can potentially enable fine grain dynamic power management. This paper proposes a design exploration framework for application-adaptive multiple clock processors which provides the means for analyzing and identifying the right inter-domain communication scheme and the proper granularity for the choice of voltage/frequency. In addition, the proposed design exploration framework allows for comparative analysis of newly proposed or existing application-driven dynamic power management strategies. Such a design exploration framework and accompanying results can help designers and computer architects in choosing the right design strategy for achieving better power-performance trade-offs in multiple clock high-end processors.

REFERENCES

• 1: N. Kurd, J. Barkatullah, R. Dizon, T. Fletcher, and P. Madland. Multi-GHz Clocking Scheme for Intel Pentium 4 Microprocessor, in Proceedings of the International Solid-State and Circuits Conference, February 2001.
• 2: S. Furber, J. Garside, and D. Gilbert. AMULET3: A High-Performance Self-Timed ARM Microprocessor, in Proceedings of the International Conference on Computer Design, September 2000.
• 3: Shai Rotem , Ken Stevens , Charles Dike , Marly Roncken , Boris Agapiev , Ran Ginosar , Rakefet Kol , Peter Beerel , Chris Myers , Kenneth Yun, RAPPID: An Asynchronous Instruction Length Decoder, Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.60, April 19-21, 1999
• 4: Alain J. Martin , Andrew Lines , Rajit Manohar , Mika Nystroem , Paul Penzes , Robert Southworth , Uri Cummings, The Design of an Asynchronous MIPS R3000 Microprocessor, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.164, September 15-16, 1997
• 5: T. Meincke, A. Hemani, S. Kumar, P. Ellervee, J. Oberg, D. Lindqvist, H. Tenhunen, and A. Postula. Evaluating benefits of Globally Asynchronous Locally Synchronous VLSI architecture, in Proceedings of the 16th Norchip, November 1998.
• 6: J. Muttersbach, T. Villiger, N. Felber, and W. Fichtner. Globally Asynchronous Locally Synchronous Architectures to Simplify the Design of On-Chip Systems, in Proceedings of the 12th IEEE International ASIC/SOC Conference, September 1999.
• 7: Anoop Iyer , Diana Marculescu, Power and performance evaluation of globally asynchronous locally synchronous processors, Proceedings of the 29th annual international symposium on Computer architecture, p.158, May 25-29, 2002, Anchorage, Alaska
• 8: Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
• 9: Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual conference on Design automation, p.732-737, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277227]
• 10: C. Jesshope and A. Shafarenko. Asynchrony in Parallel Computing - A question of Scale, in Proceedings of the International Conference on Massively Parallel Computing Systems, April 1998.
• 11: L. Bengtsson and B. Svensson. A Globally Asynchronous, Locally Synchronous SIMD Processor, in Proceedings of the International Conference on Massively Parallel Computing Systems, April 1998.
• 12: R. Ronen, A. Mendelson, and J.P. Shen. Coming Challenges in Microarchitecture and Architecture, in Proceedings of the IEEE, Vol 89, No. 3, March 2001.
• 13: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 14: Tiberiu Chelcea , Steven M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th conference on Design automation, p.21-26, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378256]
• 15: P. Zarkesh-Ha, and J.D. Meindl. Characterization and Modeling of Clock Skew with Process Variations, IEEE Custom Integrated Circuit Conference, May 1999.
• 16: D. Bourger, T. Austin, and S. Bennet. Evaluating Future Microprocessors: the SimpleScalar Tool Set, Technical Report 1308, University of Wisconsin, July 1996.
• 17: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 18: E. Talpes and D. Marculescu, Application-Adaptive Multiple Clock Processors, Technical Report, Carnegie Mellon University, July 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Algorithms, Design, Experimentation, Management, Performance

Keywords:
dynamic voltage scaling, globally asynchronous locally synchronous, microarchitecture, multi clock processors, simulation framework