Optimal body bias selection for leakage improvement and process compensation over different technology generations

ABSTRACT

We present techniques to determine the optimal body bias (forward or reverse) to minimize leakage current and compensate process variations in scaled CMOS technologies. A circuit trades off sub-threshold leakage with band-to-band tunneling leakage at the source/drain junctions to determine the optimal substrate bias for different technology generations and under process variations. Using optimal body bias results in 43% and 42% savings in leakage for predictive 70nm and 50nm NMOS devices, respectively. This technique also reduces the effects of die-to-die and intra-die process variations in transistor length and supply voltage by 43% and 60%, respectively, in 50nm NMOS devices, resulting in improved yield.

REFERENCES

• 1: T. Kuroda, et. al., "A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Processor with Variable Threshold-Voltage (VT) Scheme," IEEE JSSC, vol. 31, No. 11, Nov. 1996, pp. 1770--1779.
• 2: S-F. Huang, et al., "Scalability and Biasing Strategy for CMOS with Active Well Bias," 2001 Symp. on VLSI Tech. Digest of Technical Papers. pp. 107--108.
• 3: A. Keshavarzi , et al., "Effectiveness of Reverse Body Bias for Low Power CMOS Circuits," Proc. of 8th NASA Symposium on VLSI Design, 1999, pp. 2.3.1--2.3.9.
• 4: A. Keshavarzi, et al., "Forward Body Bias for Microprocessors in 130nm Technology Generation and Beyond," 2002 Symposium on VLSI Technology Digest of Technical Papers. pp. 312--315.
• 5: J. Tschanz, et. al., "Adaptive Body Bias for Reducing Impacs of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," 2002 ISSCC Digest of Technical Papers, pp 477--479.
• 6: V. De, et. al., "Techniques for Leakage Power Reduction,"Design of High-Performance Microprocessor Circuits, Piscataway, NJ: IEEE Press, 2001, pp. 48--52.
• 7: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 8: K. Schuegraf and C. Hu, "Hole Injection SiO2 Breakdown Model for Very Low Voltage Lifetime Extrapolation," IEEE Trans. on Electron Devices, vol.41, May 1994, pp. 761--767.
• 9: Berkeley Predictive Technology Model, U.C. Berkeley, http://www-devices.eecs.berkeley.edu/ ptm/
• 10: BSIM4. BSIM Group, U.C. Berkeley, http://www-devices.eecs.berkeley.edu/bsim3/bsim4.html
• 11: Taurus-Device Simulator. Synopsys, 2002.
• 12: Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280917]
• 13: "Well-Tempered" Bulk-Si NMOS Device Home Page, Microsystems Technology Laboratory, MIT, http://www-mtl.mit.edu/Well/
• 14: International Technology Roadmap for Semiconductors 2001 Edition, Semiconductor Industry Association, http://public.itrs.net

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration); Algorithms implemented in hardware

General Terms:
Design, Theory

Keywords:
CMOS scaling, band-to-band tunneling, body bias, leakage components, leakage current, process compensation, process variation, substrate bias