Full chip leakage estimation considering power supply and temperature variations

ABSTRACT

Leakage power is emerging as a key design challenge in current and future CMOS designs. Since leakage is critically dependent on operating temperature and power supply, we present a full chip leakage estimation technique which accurately accounts for power supply and temperature variations. State of the art techniques are used to compute the thermal and power supply profile of the entire chip. Closed-form models are presented which relate leakage to temperature and VDD variations. These models coupled with the thermal and VDD profile are used to generate an accurate full chip leakage estimation technique considering environmental variations. The results of this approach are demonstrated on large-scale industrial designs.

REFERENCES

• 1: W. L. Briggs. A Multigrid Tutorial. SIAM, 1987.
• 2: Howard H. Chen , David D. Ling, Power supply noise analysis methodology for deep-submicron VLSI chip design, Proceedings of the 34th annual conference on Design automation, p.638-643, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266307]
• 3: Y. K. Cheng, C. C. Teng, A. Dharchoudhury, E. Rosenbaum, and S. M. Kang. A chip-level electrothermal simulator for temperature profile estimation of cmos vlsi chips. In International Symposium on Circuits and Systems, 1996.
• 4: Abhijit Dharchoudhury , Rajendran Panda , David Blaauw , Ravi Vaidyanathan , Bogdan Tutuianu , David Bearden, Design and analysis of power distribution networks in PowerPC microprocessors, Proceedings of the 35th annual conference on Design automation, p.738-743, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277229]
• 5: F. P. Incropera and D. P. Dewitt. Fundamentals of Heat and Mass Transfer. John Wiley & Sons, 2001.
• 6: Rahul Kumar , C. P. Ravikumar, Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.45, January 07-11, 2002
• 7: Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566415]
• 8: J. Parry, H. Rosten, and G. B. Kronmann. The development of component-level thermal compact models of a C4/CBGA interconnect technology: The Motorola PowerPC 603 and PowerPC 604 RISC microprocessors. IEEE Trans. Components, Packaging, and Manufacturing Technology, March 1998.
• 9: Semiconductor Industry Association. The International Technology Roadmap for Semiconductors, 2001.
• 10: Gregory Steele , David Overhauser , Steffen Rochel , Syed Zakir Hussain, Full-chip verification methods for DSM power distribution systems, Proceedings of the 35th annual conference on Design automation, p.744-749, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277231]
• 11: Ting-Yuan Wang , Charlie Chung-Ping Chen, Thermal-ADI: a linear-time chip-level dynamic thermal simulation algorithm based on alternating-direction-implicit (ADI) method, Proceedings of the 2001 international symposium on Physical design, p.238-243, April 01-04, 2001, Sonoma, California, United States [doi>10.1145/369691.369794]

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.3 Applications

General Terms:
Algorithms, Verification

Keywords:
leakage power, supply voltage variation, thermal analysis