Estimating influence of data layout optimizations on SDRAM energy consumption

ABSTRACT

An important problem in extracting maximum benefits from an SDRAM-based architecture is to exploit data locality at the page granularity. Frequent switches between data pages can increase memory latency and have an impact on energy consumption. In this paper, we propose a mathematical formulation, using Presburger arithmetic and Ehrhart polynomials to estimate the number of page breaks statically (i.e., at compile time). The results obtained using video codes indicate that the proposed framework can estimate the number of page breaks with good accuracy.

REFERENCES

• 1: The micron system-power calculator. In www.micron.com/products/category.jsp?path=/DRAM/SDRAM&edID=17594.
• 2: The Omega project. In http://www.cs.umd.edu/projects/omega/.
• 3: UTDSP benchmark suite. In http://www.eecg.toronto.edu/ corinna/DSP/infrastructure/UTDSP.html.
• 4: Siddhartha Chatterjee , Alvin R. Lebeck , Praveen K. Patnala , Mithuna Thottethodi, Recursive Array Layouts and Fast Matrix Multiplication, IEEE Transactions on Parallel and Distributed Systems, v.13 n.11, p.1105-1123, November 2002 [doi>10.1109/TPDS.2002.1058095]
• 5: Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.286-297, June 2001, Snowbird, Utah, United States
• 6: Vinodh Cuppu , Bruce Jacob, Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?, Proceedings of the 28th annual international symposium on Computer architecture, p.62-71, June 30-July 04, 2001, Göteborg, Sweden
• 7: Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
• 8: A. Khare, P. R. Panda, N. Dutt, and A. Nicolau. High-level synthesis with synchronous and RAMBUS DRAMs. Technical Report 98-28, University of California, Irvine, 1998.
• 9: H. Kim and I.-C. Park. High performance and low-power memory-interface architecture for video processing applications. IEEE Transaction on Circuits and Systems for Video Technology, 11(11):1160--1170, November 2001.
• 10: G. Kreisel and J. L. Krevine. Elements of Mathematical Logic. North-Holland Pub. Co., 1967.
• 11: V. Loechner. Polylib: A library of polyhedral functions. In http://icps.u-strasbg.fr/PolyLib/, 1999.

INDEX TERMS

Primary Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Compilers

General Terms:
Algorithms, Experimentation, Languages

Keywords:
Ehrhart polynomial, Omega calculator, Presburger arithmetic, SDRAM, data layout, data locality, energy, page break