Understanding and minimizing ground bounce during mode transition of power gating structures

ABSTRACT

We introduce and analyze the ground bounce due to power mode transition in power gating structures. To reduce the ground bounce, we propose novel power gating structures in which sleep transistors are turned on in a non-uniform stepwise manner. Our power gating structures reduce the magnitude of peak current and voltage glitches in the power distribution network as well as the minimum time required to stabilize power and ground. Experimental simulation results with PowerSpice fixtured in a package model demonstrate the effectiveness of the proposed power gate switching noise reduction techniques.

REFERENCES

• 1: Yi-Shing Chang , Sandeep K. Gupta , Melvin A. Breuer, Analysis of Ground Bounce in Deep Sub-Micron Circuits, Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), p.110, April 27-May 01, 1997
• 2: A. Kabbani and A.J. Al-Khalili, "Estimation of ground bounce effects on CMOS circuits," IEEE Transactions on Components and Packaging Technology vol.22, pp. 316--325, June 1999.
• 3: K.T. Tang and E.G. Friedman, "On-chip ΔI noise in the power distribution networks of high speed CMOS integrated circuit," in Proceedings of IEEE International ASIC/SOC Conference pp.53--57, Sept. 2000.
• 4: Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, An architectural solution for the inductive noise problem due to clock-gating, Proceedings of the 1999 international symposium on Low power electronics and design, p.255-257, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313938]
• 5: Wael El-Essawy , David H. Albonesi , Balaram Sinharoy, A microarchitectural-level step-power analysis tool, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566477]
• 6: Y. Gotoh, S. Konaka, S. Mutoh, and S. Shigematsu, "Design method of MTCMOS power switch for low-voltage high-speed LSIs," in Asia and South Pacific Design Automation Conference pp.113--116, 1999.
• 7: H. Kawaguchi, K. Nose, and T. Sakura, "A super cut-off CMOS (SCCMOS)scheme for 0.5-V supply voltage with picoampere stand-b current,"IEEE Journal of Solid-State Circuits vol. SC-35, pp.1498--1501, Oct. 2000.
• 8: Stephen V. Kosonocky , Mike Immediato , Peter Cottrell , Terence Hook , Randy Mann , Jeff Brown, Enchanced multi-threshold (MTCMOS) circuits using variable well bias, Proceedings of the 2001 international symposium on Low power electronics and design, p.165-169, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383125]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

General Terms:
Design, Reliability

Keywords:
clock gating, ground bounce, inductive noise, power gating, system-on-a-chip (SOC) design, wake-up latency