ACM Home Page
Please provide us with feedback. Feedback
Cellular wiring and the cellular modeling technique
Full text PdfPdf (691 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 6th annual Design Automation Conference table of contents
Pages: 25 - 41  
Year of Publication: 1969
Author
Sponsors
IEEE : Institute of Electrical and Electronics Engineers
SHARE : SHARE
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 5,   Citation Count: 13
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800260.809015
What is a DOI?

ABSTRACT

In cellular modeling a given structure is broken up into a collection of substructures called “cells.” Gross topology is then determined from the inter-cellular relation ships while only the essential intra cellular details are retained as parameters. Applying this method in printed circuit wiring programs results in dramatic savings in storage requirements and running times over conventional programs which consider each coordinate in their model. Storage requirements are reduced since only the inter-cellular wire routes are stored, Running time is shorter because one can determine when a wire is unroutable without computing the fine details of the routing. However, once the wiring is determined on the gross level, a significant problem remains—the overall routings must be transformed into specific coordinates with in each cell. The purpose of this paper is not to describe these programs, since they follow easily from the modeling technique, but rather to describe the ideas and concepts behind them.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
For example, see C. Y. Lee, IRE Trans. on Electronic Computers, September 1961; or E. Majorani, Calculo, vol. 1, pp. 247-256 and pp. 257-265, July-December 1964.

CITED BY  13