ACM Home Page
Please provide us with feedback. Feedback
Relations between concurrent-write models of parallel computation
Full text PdfPdf (743 KB)
Source Annual ACM Symposium on Principles of Distributed Computing archive
Proceedings of the third annual ACM symposium on Principles of distributed computing table of contents
Vancouver, British Columbia, Canada
Pages: 179 - 189  
Year of Publication: 1984
ISBN:0-89791-143-1
Authors
Sponsors
SIGOPS: ACM Special Interest Group on Operating Systems
SIGACT: ACM Special Interest Group on Algorithms and Computation Theory
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 20,   Citation Count: 9
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800222.806745
What is a DOI?

ABSTRACT

Shared-memory models for parallel computation (e.g. parallel RAMs) are very natural and already widely used for parallel algorithm design. The various models differ from each other mainly in the way they restrict simultaneous processor access to a shared memory cell. Understanding the relative power of these models is important for understanding the power of parallel computation. Two recent pioneering works shed some light in this question. Cook and Dwork [CD] (resp. Snir [S]) present problems that, for instances of size n, can be solved in O(1) time on an n-processor PRAM that allows simultaneous write (resp. read) access to shared memory, but require &Ohgr;(log n) time on a PRAM that forbids simultaneous write (resp. read) access, regardless of the number of processors. When allowing simultaneous write access, the model must include a write-conflict resolution scheme. Three such schemes were suggested in the literature, and in this paper we study their relative power. Here the situation is more sensitive, as a small increase in the number of processors allows constant time simulation of the strongest by the weakest. By fixing the number of processors and parametrizing the number of shared memory cells, we obtain tight separation results between the models, thereby partially answering open questions of Vishkin [V]. New lower bounds techniques are developed for this purpose.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
A.K. Chandra, L.J. Stockmeyer and U. Vishkin, Complexity Theory of Unbounded Fan-in Parallelism, Proc. 23rd Annual IEEE Symposium on Foundations of Computer Science, 1982, pages 1-13.
2
3
4
 
5
Ludek Kucera, Parallel Computation and Conflicts in Memory Access, Information Processing Letters, volume 14, number 2, 1982, pages 93-96. January 1963, pages 589-591.
 
6
Yossi Shiloach and Uzi Vishkin, An O(log n) Parallel Connectivity Algorithm, Journal of Algorithms, volume 3, 1982, pages 57-67.
 
7
Marc Snir, On Parallel Searching, Department of Computer Science, The Hebrew University of Jerusalem, Research Report 83-21, June 1983.
8
 
9
Uzi Vishkin, Implementation of Simultaneous Memory Address Access In Models That Forbid It, Tech. Rept. 210, Israel Institute of Technology, July 1981. (to appear in J. Alg.)
 
10
Uzi Vishkin and Avi Wigderson, Trade-offs Between Depth and Width in Parallel Computation, to appear in SIAM J. Computing.

CITED BY  9

Collaborative Colleagues:
Faith E. Fich: colleagues
Prabhakar L. Ragde: colleagues
Avi Wigderson: colleagues