ACM Home Page
Please provide us with feedback. Feedback
Heuristic switching expression simplification
Full text PdfPdf (780 KB)
Source ACM Annual Conference/Annual Meeting archive
Proceedings of the 1968 23rd ACM national conference table of contents
Pages: 241 - 250  
Year of Publication: 1968
Author
Sponsor
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 13,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800186.810584
What is a DOI?

ABSTRACT

One very profitable application of computer aided design is in the design and construction of digitial computers. 1 A classical problem in computer design is that associated with the simplification of Boolean switching expressions. Numerous algorithms exist for solving this problem, such as the Karnaugh or Veitch graph method, the Quine—McCluskey technique, the cubical complex approach of Roth,2 or the recently published procedure of Svoboda.3 In general, the classical minimization procedure consists first of generating all the canonical terms of a function, secondly of generating all of the prime implicants, and finally of selecting a minimal cover which consists of some subset of the set of prime implicants. For some techniques, these first two steps can be partially eliminated as illustrated by repeatedly applying the #-algorithm of Roth. The resulting solution usually represents a minimal diode or minimal gate two-level AND-OR or NAND representation of the given function. Many switching expressions encountered in the design of digital systems contain 20 or more variables. Usually they are obtained in one of two ways, i.e., either automatically by a logic generating system such as described by Gorman and Anderson, 4 or manually by a logic designer. In either case the equations are very seldom expressed in canonical form, but rather are usually in some near minimal normal form. Hence, it has generally been found to be impractical to spend hours of computation time to reduce a near minimal expression in order to save a few diodes or gates.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
M A BREUER General survey of design automation of digital computers Proc of the IEEE 54 1708-1721 (1966)
 
2
J P ROTH Algebraic topological methods for the synthesis of switching systems I Trans Am Math Soc 88 2 301-326 (1958)
 
3
A SVOBODA Ordering of implicants IEEE Trans on Electronic Computers EC-16 100-105 (1967)
 
4
D F GORMAN J P ANDERSON A logic design translator FJCC 86-92 (1962)
 
5
R W HOUSE T RADO Implementation of logic IRE Trans on Military Electronics MIL-6 3 297-302 (1962)
6
 
7
R E MILLER Switching theory combinational circuits (John Wiley and Sons Inc New York 1966) Vol I Cp 3 180-184