Wire routing by optimizing channel assignment within large apertures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Wire routing by optimizing channel assignment within large apertures

Full text

Pdf (890 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 8th Design Automation Workshop table of contents

Atlantic City, New Jersey, United States

Pages: 155 - 169

Year of Publication: 1971

Authors

Akihiro Hashimoto	Center for Advanced Computation, University of Illinois, Urbana, Illinois
James Stevens	Center for Advanced Computation, University of Illinois, Urbana, Illinois

Sponsors

ACM: Association for Computing Machinery
SHARE : SHARE
IEEE : Institute of Electrical and Electronics Engineers

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 47, Citation Count: 140

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/800158.805069 What is a DOI?

ABSTRACT

The purpose of this paper is to introduce a new wire routing method for two layer printed circuit boards. This technique has been developed at the University of Illinois Center for Advanced Computation and has been programmed in ALGOL for a B5500 computer. The routing method is based on the newly developed channel assignment algorithm and requires many via holes. The primary goals of the method are short execution time and high wireability. Actual design specifications for ILLIAC IV Control Unit boards have been used to test the feasibility of the routing technique. Tests have shown that this algorithm is very fast and can handle large boards.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	C. Y. Lee, "An algorithm for path connections and its applications", IRE Transactions on Electronic Computers, (September 1961), 346-365.
	2	David W. Hightower, A solution to line-routing problems on the continuous plane, Proceedings of the 6th annual conference on Design Automation, p.1-24, January 1969 [doi>10.1145/800260.809014]
	3	K. Mikami and K. Tabuchi, "A Computer Program for Optimal Routing of Printed Circuit Conductors." Proceedings of the IFIP Congress, 1968 Vol. 2 pp. 1475.
	4	R. B. Hitchcock, Cellular wiring and the cellular modeling technique, Proceedings of the 6th annual conference on Design Automation, p.25-41, January 1969 [doi>10.1145/800260.809015]
	5	Stanley E. Lass, Automated printed circuit routing with a stepping aperture, Communications of the ACM, v.12 n.5, p.262-265, May 1969 [doi>10.1145/362946.362973]
	6	R. P. Dilworth, "A Decomposition Theorem for Partially Ordered Sets," Ann. Math., (2) 51 (1950), 161-166.
	7	A. Hashimoto and J. E. Stevens, "Path Cover of Acyclic Graphs", ILLIAC IV Document No. 239, December 24, 1970.
	8	U. R. Kodres, "Formulation and solution of circuit card design problems through use of graph methods", in Advances in Electronics Circuit Packaging, Vol. 2, G. A. Walker, Ed., New York: Plenum 1962, 121-142.

CITED BY 140

	Y. E. Cho , A. J. Korenjak , D. E. Stockton, Floss: An approach to automated layout for high-volume designs, Proceedings of the 14th conference on Design automation, p.138-141, January 1977
	Toshihiko Tada , Akihiko Hanafusa, Router system for printed wiring boards of very high-speed, very large-scale computers, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.791-797, July 1986, Las Vegas, Nevada, United States
	Gi-Joon Nam , Fadi Aloul , Karem Sakallah , Rob Rutenbar, A comparative study of two Boolean formulations of FPGA detailed routing constraints, Proceedings of the 2001 international symposium on Physical design, p.222-227, April 01-04, 2001, Sonoma, California, United States
	Surendra Burman , Chandar Kamalanathan , Naveed Sherwani, New channel segmentation model and associated routing algorithm for high performance FPGAs, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.22-25, November 1992, Santa Clara, California, United States
	Yih-Chih Chou , Youn-Long Lin, A graph-partitioning-based approach for multi-layer constrained via minimization, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.426-429, November 08-12, 1998, San Jose, California, United States
	Tohru Adachi , Hitoshi Kitazawa , Mitsuyoshi Nagatani , Tsuneta Sudo, Hierarchical top-down layout design method for VLSI chip, Proceedings of the 19th conference on Design automation, p.785-791, January 1982
	King C. Ho , Sarma Sastry, Flexible transistor matrix (FTM), Proceedings of the 28th conference on ACM/IEEE design automation, p.475-480, June 17-22, 1991, San Francisco, California, United States
	Shigetoshi Nakatake , Yoji Kajitani, Channel-driven global routing with consistent placement (extended abstract), Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.350-355, November 06-10, 1994, San Jose, California, United States
	Ulrich Lauther, A data structure for gridless routing, Proceedings of the 17th conference on Design automation, p.603-609, June 23-25, 1980, Minneapolis, Minnesota, United States
	Chu-Yi Huang , Yen-Shen Chen , Youn-Long Lin , Yu-Chin Hsu, Data path allocation based on bipartite weighted matching, Proceedings of the 27th ACM/IEEE conference on Design automation, p.499-504, June 24-27, 1990, Orlando, Florida, United States
	Roshan Gidwani , Naveed A. Sherwani, MISER: an integrated three layer gridless channel router and compactor, Proceedings of the 27th ACM/IEEE conference on Design automation, p.698-703, June 24-27, 1990, Orlando, Florida, United States
	S. T. Healey , W. J. Kubitz, Abstract routing of logic networks for custom module generation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.230-236, June 28-July 01, 1987, Miami Beach, Florida, United States
	Ranga Vemuri , Srinivas Katkoori , Meenakshi Kaul , Jay Roy, An efficient register optimization algorithm for high-level synthesis from hierarchical behavioral specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.189-216, January 2002
	Shigetoshi Nakatake , Keishi Sakanushi , Yoji Kajitani , Masahiro Kawakita, The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.418-425, November 08-12, 1998, San Jose, California, United States
	R. S. Fisher, A multi-pass, multi-algorithm approach to PCB routing, Papers on Twenty-five years of electronic design automation, p.172-181, June 1988
	Jonathan Greene , Vwani Roychowdhury , Sinan Kaptanoglu , Abbas El Gamal, Segmented channel routing, Proceedings of the 27th ACM/IEEE conference on Design automation, p.567-572, June 24-27, 1990, Orlando, Florida, United States
	Kolja Sulimma , Wolfgang Kunz, An exact algorithm for solving difficult detailed routing problems, Proceedings of the 2001 international symposium on Physical design, p.198-203, April 01-04, 2001, Sonoma, California, United States
	M. J. Ciesielski , E. Kinnen, An optimum layer assignment for routing in ICs and PCBs., Proceedings of the 18th conference on Design automation, p.733-737, June 29-July 01, 1981, Nashville, Tennessee, United States
	Ikuo Nishioka , Takuji Kurimoto , Hisao Nishida , Seiji Yamamoto , Toru Chiba , Toshiaki Nagakawa , Takatsugu Fujioka , Masashi Uchino, An automatic routing system for high density multilayer printed wiring boards, Proceedings of the 17th conference on Design automation, p.520-527, June 23-25, 1980, Minneapolis, Minnesota, United States
	K. R. Stevens , W. M. vanCleemput , T. C. Bennett , J. A. Hupp, Implementation of an interactive printed circuit design system, Proceedings of the 15th conference on Design automation, p.74-81, June 19-21, 1978, Las Vegas, Nevada, United States
	Ki-Wook Kim , Unni Narayanan , Sung-Mo Kang, Domino logic synthesis minimizing crosstalk, Proceedings of the 37th conference on Design automation, p.280-285, June 05-09, 2000, Los Angeles, California, United States
	C.-L. Ong , J.-T. Li , C.-Y. Lo, GENAC: an automatic cell synthesis tool, Proceedings of the 26th ACM/IEEE conference on Design automation, p.239-244, June 25-28, 1989, Las Vegas, Nevada, United States
	William A. Dees, Jr. , Robert J. Smith, II, Performance of interconnection rip-up and reroute strategies, Proceedings of the 18th conference on Design automation, p.382-390, June 29-July 01, 1981, Nashville, Tennessee, United States
	Xiao-Ming Xiong , Ernest S. Kuh, The constrained via minimization problem for PCB and VLSI design, Proceedings of the 25th ACM/IEEE conference on Design automation, p.573-578, June 12-15, 1988, Atlantic City, New Jersey, United States
	Ronald L. Rivest , Charles M. Fiduccia, A “greedy” channel router, Proceedings of the 19th conference on Design automation, p.418-424, January 1982
	Ronald L. Rivest, The “PI” (placement and interconnect) system, Proceedings of the 19th conference on Design automation, p.475-481, January 1982
	Michel T. Doreau , Luther C. Abel, A topologically based non-minimum distance routing algorithm, Proceedings of the 15th conference on Design automation, p.92-99, June 19-21, 1978, Las Vegas, Nevada, United States
	G. Persky, PRO - an automatic string placement program for polycell layout, Proceedings of the 13th conference on Design automation, p.417-424, June 28-30, 1976, San Francisco, California, United States
	Raymond Y. Tsui , Robert J. Smith, II, A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing, Proceedings of the 18th conference on Design automation, p.372-381, June 29-July 01, 1981, Nashville, Tennessee, United States
	Toru Chiba , Noboru Okuda , Takashi Kambe , Ikuo Nishioka , Tsuneo Inufushi , Seiji Kimura, SHARPS: A hierarchical layout system for VLSI, Proceedings of the 18th conference on Design automation, p.820-827, June 29-July 01, 1981, Nashville, Tennessee, United States
	W. M. vanCleemput, On the topological aspects of the circuit layout problem, Proceedings of the 13th conference on Design automation, p.441-450, June 28-30, 1976, San Francisco, California, United States
	M. Wiesel , D. A. Mlynski, Two-dimensional channel routing and channel intersection problems, Proceedings of the 19th conference on Design automation, p.733-739, January 1982
	Gi-Joon Nam , Karem A. Sakallah , Rob A. Rutenbar, Satisfiability-based layout revisited: detailed routing of complex FPGAs via search-based Boolean SAT, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.167-175, February 21-23, 1999, Monterey, California, United States
	C. Y. Hou , C. Y. R. Chen, A pin permutation algorithm for improving over-the-cell channel routing, Proceedings of the 29th ACM/IEEE conference on Design automation, p.594-599, June 08-12, 1992, Anaheim, California, United States
	Jin-Tai Yan, Three-layer bubble-sorting-based nonManhattan channel routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.726-734, July 2000
	J. Heinisch, Aiming at a general routing strategy, Proceedings of the 18th conference on Design automation, p.668-675, June 29-July 01, 1981, Nashville, Tennessee, United States
	C. C. Chen , S.-L. Chow, The layout synthesizer: an automatic Netlist-to-Layout system, Proceedings of the 26th ACM/IEEE conference on Design automation, p.232-238, June 25-28, 1989, Las Vegas, Nevada, United States
	G. Persky , H. K. Gummel, GRAFOS - A symbolic routing language, Proceedings of the 10th workshop on Design automation, p.173-181, June 25-27, 1973
	Yung-Ching Hsieh , Chi-Yi Hwang , Youn-Long Lin , Yu-Chin Hsu, LiB: a cell layout generator, Proceedings of the 27th ACM/IEEE conference on Design automation, p.474-479, June 24-27, 1990, Orlando, Florida, United States
	Ron Y. Pinter, On routing two-point nets across a channel, Proceedings of the 19th conference on Design automation, p.894-902, January 1982
	L. F. Todd , J. M. Hansen , S. V. Pantulu , J. L. Barron , D. J. Gilbert , R. J. Anderson , A. K. Biyani, CGALA-a multi technology Gate Array Layout system, Proceedings of the 19th conference on Design automation, p.792-801, January 1982
	Goro Suzuki , Tetsuya Yamamoto , Kyoji Yuyama , Kotaro Hirasawa, MOSAIC: a tile-based datapath layout generator, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.166-170, November 1992, Santa Clara, California, United States
	Deborah C. Wang, Pad placement and ring routing for custom chip layout, Proceedings of the 27th ACM/IEEE conference on Design automation, p.193-199, June 24-27, 1990, Orlando, Florida, United States
	B. W. Kernighan , D. G. Schweikert , G. Persky, An optimum channel-routing algorithm for polycell layouts of integrated circuits, Papers on Twenty-five years of electronic design automation, p.57-66, June 1988
	H. J. Rothermel , D. A. Mlynski, Routing method for VLSI design using irregular cells, Proceedings of the 20th conference on Design automation, p.257-262, June 27-29, 1983, Miami Beach, Florida, United States
	M. Burstein , R. Pelavin, Hierarchical channel router, Papers on Twenty-five years of electronic design automation, p.271-277, June 1988
	Yang Cai , D. F. Wong, On minimizing the number of L-shaped channels, Proceedings of the 28th conference on ACM/IEEE design automation, p.328-334, June 17-22, 1991, San Francisco, California, United States
	D. Kaplan, Routing with a scanning window-8Ma unified approach, Proceedings of the 24th ACM/IEEE conference on Design automation, p.629-632, June 28-July 01, 1987, Miami Beach, Florida, United States
	Yachyang Sun , C. L. Liu, Routing in a new 2-dimensional FPGA/FPIC routing architecture, Proceedings of the 31st annual conference on Design automation, p.171-176, June 06-10, 1994, San Diego, California, United States
	David W. Hightower , Robert L. Boyd, A generalized channel router, Proceedings of the 17th conference on Design automation, p.12-21, June 23-25, 1980, Minneapolis, Minnesota, United States
	Roland L. Mattison, A high quality, low cost router for MOS/LSI, Proceedings of the 9th workshop on Design automation, p.94-103, June 26-28, 1972
	D. N. Deutsch, A “DOGLEG” channel router, Papers on Twenty-five years of electronic design automation, p.111-119, June 1988
	Y. E. Cho , A. J. Kroenjak , D. E. Stockton, FLOSS: an approach to automated layout for high-volume designs, Papers on Twenty-five years of electronic design automation, p.138-141, June 1988
	Takeshi Yoshimura, An efficient channel router, Proceedings of the 21st conference on Design automation, p.38-44, June 25-27, 1984, Albuquerque, New Mexico, United States
	R. L. Rivest , C. M. Fiduccia, A “GGreedy” channel router, Papers on Twenty-five years of electronic design automation, p.256-262, June 1988
	David W. Hightower, The interconnection problem - a tutorial, Proceedings of the 10th workshop on Design automation, p.1-21, June 25-27, 1973
	Bonnie Berger , Martin Brady , Donna Brown , Tom Leighton, Nearly optimal algorithms and bounds for multilayer channel routing, Journal of the ACM (JACM), v.42 n.2, p.500-542, March 1995
	Hiroshi Andou , Ichiro Yamamoto , Yuuko Mori , Yutaka Koike , Kimikatsu Shouji , Kazuyuki Hirakawa, Automatic routing algorithm for VLSI, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.785-788, June 1985, Las Vegas, Nevada, United States
	Yu-Liang Wu , Malgorzata Marek-Sadowska, Orthogonal greedy coupling: a new optimization approach to 2-D FPGA routing, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.568-573, June 12-16, 1995, San Francisco, California, United States
	K. C. Chang , H. C. Du, A preprocessor for the via minimization problem, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.702-707, July 1986, Las Vegas, Nevada, United States
	Y.-C. Chang , S.-C. Chang , L.-H. Hsu, Automated layout generation using gate matrix approach, Proceedings of the 24th ACM/IEEE conference on Design automation, p.552-558, June 28-July 01, 1987, Miami Beach, Florida, United States
	M. J. Ciesielski , E. Kinnen, An analytical method for compacting routing area in integrated circuits, Proceedings of the 19th conference on Design automation, p.30-37, January 1982
	Hiroshi Shiraishi , Fumiyasu Hirose, Efficient placement and routing techniques for master slice LSI, Proceedings of the 17th conference on Design automation, p.458-464, June 23-25, 1980, Minneapolis, Minnesota, United States
	B. W. Kernighan , D. G. Schweikert , G. Persky, An optimum channel-routing algorithm for polycell layouts of integrated circuits, Proceedings of the 10th workshop on Design automation, p.50-59, June 25-27, 1973
	B. N. Tien , B. S. Ting , J. Cheam , K. Chow , S. C. Evans, GALA - an automatic layout system for high density CMOS gate arrays, Proceedings of the 21st conference on Design automation, p.657-662, June 25-27, 1984, Albuquerque, New Mexico, United States
	Min-Siang Lin , Hourng-Wern Perng , Chi-Yi Hwang , Youn-Long Lin, Channel density reduction by routing over the cells, Proceedings of the 28th conference on ACM/IEEE design automation, p.120-125, June 17-22, 1991, San Francisco, California, United States
	Hyuk-Jae Jang , Barry M. Pangrle, A grid-based approach for connectivity binding with geometric costs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.94-99, November 07-11, 1993, Santa Clara, California, United States
	Wing Ning Li, On the equivalence of pull-up transistor assignment in PLA folding and distribution graph, Proceedings of the 1994 ACM symposium on Applied computing, p.374-378, March 06-08, 1994, Phoenix, Arizona, United States
	Michael Burstein , Richard Pelavin, Hierarchical channel router, Proceedings of the 20th conference on Design automation, p.591-597, June 27-29, 1983, Miami Beach, Florida, United States
	Joon-Seo Yim , Chong-Min Kyung, Reducing cross-coupling among interconnect wires in deep-submicron datapath design, Proceedings of the 36th ACM/IEEE conference on Design automation, p.485-490, June 21-25, 1999, New Orleans, Louisiana, United States
	David N. Deutsch, A “Dogleg” channel router, Proceedings of the 13th conference on Design automation, p.425-433, June 28-30, 1976, San Francisco, California, United States
	L. Mah , L. Steinberg, Topologic class routing for printed circuit boards, Proceedings of the 9th workshop on Design automation, p.80-93, June 26-28, 1972
	Koji Sato , Hiroyoshi Shimoyama , Takao Nagai , Masaru Ozaki , Toshihiko Yahara, A “grid-free” channel router, Proceedings of the 17th conference on Design automation, p.22-31, June 23-25, 1980, Minneapolis, Minnesota, United States
	D. Vakil , M. R. Zargham, An expert system for channel routing, Proceedings of the 1st international conference on Industrial and engineering applications of artificial intelligence and expert systems, p.1033-1039, June 1988, Tullahoma, Tennessee, United States
	Teofilo F. Gonzalez , Sing-Ling Lee, A linear time algorithm for optimal routing around a rectangle, Journal of the ACM (JACM), v.35 n.4, p.810-831, Oct. 1988
	Chidchanok Lursinsap , Daniel Gajski, Cell compilation with constraints, Proceedings of the 21st conference on Design automation, p.103-108, June 25-27, 1984, Albuquerque, New Mexico, United States
	Chung-Kuan Cheng , David N. Deutsch, Improved channel routing by via minimization and shifting, Proceedings of the 25th ACM/IEEE conference on Design automation, p.677-680, June 12-15, 1988, Atlantic City, New Jersey, United States
	Y. S. Kuo , T. C. Chern , Wei-kuan Shih, Fast algorithm for optimal layer assignment, Proceedings of the 25th ACM/IEEE conference on Design automation, p.554-559, June 12-15, 1988, Atlantic City, New Jersey, United States
	F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, United States
	Ronald I. Greenberg , Lee Guan, On the area of hypercube layouts, Information Processing Letters, v.84 n.1, p.41-46, 16 October 2002
	Ki-Wook Kim , Seong-Ook Jung , Unni Narayanan , C. L. Liu , Sung-Mo Kang, Noise-aware interconnect power optimization in domino logic synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.79-89, February 2003
	R. Burgess , C. Wouters, PARAGON: a new package for gate matrix layout synthesis, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
	Tsung-Yi Ho , Chen-Feng Chang , Yao-Wen Chang , Sao-Jie Chen, Multilevel full-chip routing for the X-based architecture, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	A. Kuehlmann , Y. Manoli, Module synthesis for finite state machines, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	Walter H. Elder , Peter P. Zenewicz , Rita R. Alvarodiaz, An interactive system for VLSI chip physical design, IBM Journal of Research and Development, v.28 n.5, p.524-536, September 1984
	Wenliang Wu , Douglas C. Schmidt, A new routing algorithm for two-sided boards with floating vias, Proceedings of the 13th conference on Design automation, p.151-160, June 28-30, 1976, San Francisco, California, United States
	Ki-Wook Kim , Seong-Ook Jung , Unni Narayanan , C. L. Liu , Sung-Mo Kang, Noise-aware power optimization for on-chip interconnect, Proceedings of the 2000 international symposium on Low power electronics and design, p.108-113, July 25-27, 2000, Rapallo, Italy
	Michi M. Wada, A dogleg “optimal” channel router with completion enhancements, Proceedings of the 18th conference on Design automation, p.762-768, June 29-July 01, 1981, Nashville, Tennessee, United States
	H. W. Leong , C. L. Liu, A new channel routing problem, Proceedings of the 20th conference on Design automation, p.584-590, June 27-29, 1983, Miami Beach, Florida, United States
	P. Jennings, A topology for semicustom array-structured LSI devices, and their automatic customisation, Proceedings of the 20th conference on Design automation, p.675-681, June 27-29, 1983, Miami Beach, Florida, United States
	Isao Shirakawa , Noboru Okuda , Takashi Harada , Sadahiro Tani , Hiroshi Ozaki, A layout system for the random logic portion of MOS LSI, Proceedings of the 17th conference on Design automation, p.92-99, June 23-25, 1980, Minneapolis, Minnesota, United States
	Prashant Saxena , C. L. Liu, A performance-driven layer assignment algorithm for multiple interconnect trees, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.124-127, November 08-12, 1998, San Jose, California, United States
	Masayuki Terai , Hajime Kanada , Koji Sato , Toshihiko Yahara, A consideration of the number of horizontal grids used in the routing of a masterslice layout, Proceedings of the 19th conference on Design automation, p.121-128, January 1982
	Robert S. Fisher, A multi-pass, multi-algorithm approach to PCB routing, Proceedings of the 15th conference on Design automation, p.82-91, June 19-21, 1978, Las Vegas, Nevada, United States
	Konrad W. Koller , Ulrich Lauther, The siemens-avesta-system for computer-aided design of MOS-standard cell circuits, Proceedings of the 14th conference on Design automation, p.153-157, January 1977
	Chi-Yi Hwang , Yung-Ching Hsieh , Youn-Long Lin , Yu-Chin Hsu, An efficient layout style for 2-metal CMOS leaf cells and their automatic generation, Proceedings of the 28th conference on ACM/IEEE design automation, p.481-486, June 17-22, 1991, San Francisco, California, United States
	Douglas Braun , Jeffrey Burns , Srinivas Davadas , Hi Keung Ma , Kartikeya Mayaram , Fablo Romeo , Alberto Sangiovanni-Vincentelli, Chameleon: a new multi-layer channel router, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.495-502, July 1986, Las Vegas, Nevada, United States
	James A. Smith , James G. Linders, Automatic generation of logic diagrams, Proceedings of the 13th conference on Design automation, p.377-391, June 28-30, 1976, San Francisco, California, United States
	Brenda S. Baker , Sandeep N. Bhatt , Frank Thomson Leighton, An approximation algorithm for manhattan routing, Proceedings of the fifteenth annual ACM symposium on Theory of computing, p.477-486, December 1983
	N. J. Naclerio , S. Masuda , K. Nakajima, The Via Minimization Problem is NP-Complete, IEEE Transactions on Computers, v.38 n.11, p.1604-1608, November 1989
	K. C. Chang , H. C. Du, Layer Assignment Problem for Three-Layer Routing, IEEE Transactions on Computers, v.37 n.5, p.625-632, May 1988
	A. Mendes , A. Linhares, A multiple-population evolutionary approach to gate matrix layout, International Journal of Systems Science, v.35 n.1, p.13-23, 15 January 2004
	Michael F. Kelly, Comparative router performance, ACM SIGDA Newsletter, v.5 n.2, p.12-22, June 1975
	Deming Chen , Jason Cong, Register binding and port assignment for multiplexer optimization, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.68-73, January 27-30, 2004, Yokohama, Japan
	Massoud Pedram , Hirendu Vaishnav, Power Optimization in VLSI Layout: A Survey, Journal of VLSI Signal Processing Systems, v.15 n.3, p.221-232, March 1997
	Hark-Chin Hwang , Kangbok Lee , Soo Y. Chang, The effect of machine availability on the worst-case performance of LPT, Discrete Applied Mathematics, v.148 n.1, p.49-61, 30 April 2005
	Kenneth J. Supowit, A minimum-impact routing algorithm, Proceedings of the 19th conference on Design automation, p.104-112, January 1982
	H. Yoshizawa , H. Kawanishi , K. Kani, A heuristic procedure for ordering MOS arrays, Proceedings of the 12th conference on Design automation, p.384-393, January 1975
	W. Meyns, The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers, Proceedings of the 19th conference on Design automation, p.113-120, January 1982
	H. G. Adshead, Optimising automatic tracking of multilayer boards, ACM SIGDA Newsletter, v.5 n.3, p.14-28, September 1975
	William A. Dees, Jr. , Patrick G. Karger, Automated rip-up and reroute techniques, Proceedings of the 19th conference on Design automation, p.432-439, January 1982
	Brian Stephen Smith , Sung Kyu Lim, QCA channel routing with wire crossing minimization, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Ivan R. Dobes, A multi-contouring algorithm, ACM SIGDA Newsletter, v.7 n.2, p.2-11, June 1977
	Azadeh Davoodi , Ankur Srivastava, Effective techniques for the generalized low-power binding problem, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.52-69, January 2006
	Muhammet Mustafa Ozdal , Martin D. F. Wong, Two-layer bus routing for high-speed printed circuit boards, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.213-227, January 2006
	Jia-Shung Wang , R. C. T. Lee, An Efficient Channel Routing Algorithm to Yield an Optimal Solution, IEEE Transactions on Computers, v.39 n.7, p.957-962, July 1990
	Chao Chi Tong , Chuan-lin Wu, Routing in a Three-Dimensional Chip, IEEE Transactions on Computers, v.44 n.1, p.106-117, January 1995
	Sung-Chuan Fang , Kuo-En Chang , Wu-Shiung Feng , Sao-Jie Chen, Constrained via minimization with practical considerations for multi-layer VLSI/PCB routing problems, Proceedings of the 28th conference on ACM/IEEE design automation, p.60-65, June 17-22, 1991, San Francisco, California, United States
	Tsung-Yi Ho , Yao-Wen Chang , Sao-Jie Chen, Multilevel routing with jumper insertion for antenna avoidance, Integration, the VLSI Journal, v.39 n.4, p.420-432, July 2006
	Saeed Safari , Amir Hossein Jahangir , Hadi Esmaeilzadeh, A parameterized graph-based framework for high-level test synthesis, Integration, the VLSI Journal, v.39 n.4, p.363-381, July 2006
	Knut M. Just , Edgar Auer , Werner L. Schiele , Alexander Schwaferts, PALACE: a layout generator for SCVS logic blocks, Proceedings of the 27th ACM/IEEE conference on Design automation, p.468-473, June 24-27, 1990, Orlando, Florida, United States
	K. A. Chen , M. Feuer , K. H. Khokhani , N. Nan , S. Schmidt, The chip layout problem: an automatic wiring procedure, Papers on Twenty-five years of electronic design automation, p.149-153, June 1988
	Rung-Bin Lin , Shu-Yu Chen, Conjugate conflict continuation graphs for multi-layer constrained via minimization, Information Sciences: an International Journal, v.177 n.12, p.2436-2447, June, 2007
	András Recski , Dávid Szeszlér, Routing vertex disjoint steiner-trees in a cubic grid and connections to VLSI, Discrete Applied Mathematics, v.155 n.1, p.44-52, 1 January 2007
	Florin Balasa , Hongwei Zhu , Ilie I. Luican, Computation of storage requirements for multi-dimensional signal processing applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.447-460, April 2007
	K. Tsuchiya , Y. Takefuji, A Near-Optimal Parallel Algorithm for One-Dimensional Gate Assignment in VLSI Layout, Integrated Computer-Aided Engineering, v.6 n.3, p.249-257, August 1999
	Alan P. Sprague, NP-completeness of the domatic number problem on circular arc graphs, Proceedings of the 37th annual Southeast regional conference (CD-ROM), p.43-es, April 1999
	K. A. Chen , M. Feuer , K. H. Khokhani , N. Nan , S. Schmidt, The chip layout problem: An automatic wiring procedure, Proceedings of the 14th conference on Design automation, p.298-302, January 1977
	Shinichi Murai , Hiroo Tsuji , Morio Kakinuma , Kazumichi Sakaguchi , Chiyoji Tanaka, A hierarchical placement procedure with a simple blocking scheme, Proceedings of the 16th Conference on Design automation, p.18-23, June 25-27, 1979, San Diego, CA, United States
	Herman Beke , Willy Sansen, CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI, Proceedings of the 16th Conference on Design automation, p.102-108, June 25-27, 1979, San Diego, CA, United States
	Tatsuya Kawamoto , Yoji Kajitani, The minimum width routing of A 2-row 2-layer polycell-layout, Proceedings of the 16th Conference on Design automation, p.290-296, June 25-27, 1979, San Diego, CA, United States
	C.-J. Shi , A. Vannelli , J. Vlach, Performance-Driven Layer Assignment by Integer Linear Programming and Path-Constrained Hypergraph Partitioning, Journal of Heuristics, v.3 n.3, p.225-243, November 1997
	W. A. Dees , K. M. Parmar , A. Goyal , R. Y. Tsui , B. D. Rathi , R. J. Smith, II, A computer-aided VLSI layout system, Proceedings of the May 4-7, 1981, national computer conference, May 04-07, 1981, Chicago, Illinois
	F. Balasa , P. G. Kjeldsberg , A. Vandecappelle , M. Palkovic , Q. Hu , H. Zhu , F. Catthoor, Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications, Journal of Signal Processing Systems, v.53 n.1-2, p.51-71, November 2008
	Muhammet Mustafa Ozdal, Escape routing for dense pin clusters in integrated circuits, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Cyrille Chavet , Caaliph Andriamisaina , Philippe Coussy , Emmanuel Casseau , Emmanuel Juin , Pascal Urard , Eric Martin, A design flow dedicated to multi-mode architectures for DSP applications, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Ilie I. Luican , Hongwei Zhu , Florin Balasa, Computation of the minimum data storage and applications in memory management for multimedia signal processing, Integrated Computer-Aided Engineering, v.15 n.2, p.181-196, April 2008
	Katherine Compton , Scott Hauck, Automatic design of reconfigurable domain-specific flexible cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.5, p.493-503, May 2008
	Eunjoo Choi , Changsik Shin , Taewhan Kim , Youngsoo Shin, Power-gating-aware high-level synthesis, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Tsung-Yi Ho, PIXAR: A performance-driven X-architecture router based on a novel multilevel framework, Integration, the VLSI Journal, v.42 n.3, p.400-408, June, 2009