A new look at logic synthesis

ABSTRACT

Despite many attempts to generate hardware implementations automatically from functional specifications, the literature does not record any commercial success. Previous efforts have dealt primarily with technology-independent primitives and have emphasized circuit minimization. However, larger scales of integration have made other design requirements and technology restrictions as important as circuit count, and have increased the cost of making an engineering change. Thus it is becoming increasingly important to insure that initial chip designs are correct. This paper outlines an investigation into the feasibility of logic synthesis in this new context. A system is described which will produce a naive implementation automatically from a functional specification, and then will interact with the designer, allowing him to evaluate it with respect to these many factors, and to improve it incrementally by applying local transformations until it is acceptable for manufacture. The use of simple local transformations will insure correct implementations, will isolate technology-specific data, and will allow the total process to be applied to larger VLSI designs. This approach has been tested on the design of a single chip with encouraging results. A prototype synthesis system is now being used to perform further experiments.

REFERENCES

• 1: Mario Roberto Barbacci, Automated exploration of the design space for register-transfer (rt) systems., 1973
• 2: Breuer M A (Editor), Design Automation of Digital Systems, Prentice-Hall, 1972.
• 3: Yaohan Chu, An ALGOL-like computer design language, Communications of the ACM, v.8 n.10, p.607-615, Oct. 1965 [doi>10.1145/365628.365650]
• 4: John A. Darringer, The description, simulation, and automatic implementation of digital computer processors, 1969
• 5: Dietmeyer, Logic design of digital systems, Allyn & Bacon, Inc., Needham Heights, MA, 1988
• 6: Duley J R, "DDL — A Digital Design Language", Ph.D. Thesis, University of Wisconsin 1968.
• 7: Duley J R and D L Dietmeyer, "Translation of a DDL Digital System Specification to Boolean Equations", IEEE TC Vol C-18, April 1969.
• 8: Friedman T D and S C Yang, "Methods used in an Automatic Logic Design Generator(ALERT)," IEEE TC vol C-18, July 1968.
• 9: Theodore D. Friedman , Sih-Chin Yang, Quality of designs from an automatic logic generator (ALERT), Proceedings of the 7th workshop on Design automation, p.71-89, June 22-25, 1970, San Francisco, California, United States [doi>10.1145/800160.805114]
• 10: Louis J. Hafer , Alice C. Parker, Register-transfer level digital design automation: The allocation process, Proceedings of the 15th conference on Design automation, p.213-219, June 19-21, 1978, Las Vegas, Nevada, United States
• 11: Frederick J. Hill , Gerald R. Peterson, Digital systems: hardware organization and design (3rd ed.), John Wiley & Sons, Inc., New York, NY, 1987
• 12: Mesztenyi C K, "Computer Design Language Simulation and Boolean Translation", TR68-72, CS Dept., Univ. of Maryland, 1968.
• 13: Shunichiro Nakamura , Shinichi Murai , Chiyoji Tanaka , Masayuki Terai , Hideo Fujiwara , Kozo Kinoshita, LORES - Logic Reorganization System, Proceedings of the 15th conference on Design automation, p.250-260, June 19-21, 1978, Las Vegas, Nevada, United States
• 14: Schorr H. "Toward the Automatic Analysis and Synthesis of Digital Systems" Ph.D. Thesis, Princeton, 1962.
• 15: Siewiorek D P and M R Barbacci, "The CMU RT-CAD System—An Innovative Approach to Computer Aided Design", Proc. AFIPS Conf. Vol. 45, 1976.
• 16: Snow E A, "Automation of Module Set Independent Register-Transfer Level Design", PhD Thesis, EE Dept., Carnegie-Mellon University, 1978.
• 17: Thomas D E, "The Design and Analysis of an Automated Design Style Selector", PhD Thesis, EE Dept., Carnegie-Mellon University, 1977.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Automatic synthesis

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance