The genealogical approach to the layout problem

ABSTRACT

The concept of the genealogical approach to the layout problem is presented. The system pursues the idea of flexible modules and is capable of dealing with arbitrarily complex tasks. The genealogical tree of the system provides a mainframe for organizing the information flow. Results of the system routines are described in terms of transitions between flexibility classes of modules.

REFERENCES

• 1: B. T. Preas , C. W. Gwyn, Methods for hierarchical automatic layout of custom LSI circuit masks, Proceedings of the 15th conference on Design automation, p.206-212, June 19-21, 1978, Las Vegas, Nevada, United States
• 2: Koji Sato , Takao Nagai , Hiroyoshi Shimoyama , Toshihiko Yahara, MIRAGE - a simple-model routing program for the hierarchical layout design of IC masks, Proceedings of the 16th Conference on Design automation, p.297-304, June 25-27, 1979, San Diego, CA, United States
• 3: K. Kani et al., "ROBIN, a building block LSI routing program", Proc. ISCAS, pp. 658-661, 1976.
• 4: H. Kawanishi et al., "A routing method of building block LSI", Proc. 7-th Asilomar Conf. on Circ. Syst. and Comp., pp.119-123, 1973.
• 5: K. Sato and T. Nagai, "A method of specifying the relative locations between blocks in a routing program for building block LSI", Proc. ISCAS, pp.673-676, 1979.
• 6: B.T. Preas and W.M. van Cleemput, "Routing algorithms for arbitrary shaped blocks", Proc. ISCAS, pp.482-485, 1979.
• 7: R. Keyes, "The evolution of digital electronics towards VLSI", IEEE Journal of Solid State Circuits, vol. SC-14, no.2, pp.193-201, April 1979.
• 8: W.R. Heller et al., "Prediction of wiring space requirements for LSI", Journal of Design Automation and Fault Tolerant Computing, vol.2, no.2, pp. 117-144, May 1978.
• 9: R.H.J.M. Otten and A.A. Szepieniec, "Graph oriented approach to the layout problem", Proc. ISCAS, 1980.
• 10: David N. Deutsch, A “Dogleg” channel router, Proceedings of the 13th conference on Design automation, p.425-433, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804843]

INDEX TERMS

Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design, Performance