Verification of timing constraints on large digital systems

ABSTRACT

A new approach to the verification of the timing constraints on large digital systems has been developed. The associated algorithm is computationally very efficient, and provides early and continuous feedback about the timing aspects of synchronous sequential circuits as they are designed. It also provides means for conveniently verifying the design in sections, permitting the section-by-section timing verification of designs which are too large to examine as a unit on existing computer systems. A system using this algorithm has been implemented, and has been used to verify the timing constraints on the design of the S-1 Mark IIA processor.

REFERENCES

• 1: C. Chicoix , J. Pedoussat , N. Giambiasi, An accurate time delay model for large digital network simulation, Proceedings of the 13th conference on Design automation, p.54-60, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804795]
• 2: Richard A. Harrison , Daniel J. Olson, Race analysis of digital systems without logic simulation, Proceedings of the 8th workshop on Design automation, p.82-94, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805063]
• 3: Howard E. Krohn, Design verification of large scientific computers, Proceedings of the 14th conference on Design automation, p.354-361, January 1977
• 4: Kusik, R. and Wesley, P. "Hierarchical Logic Simulation for Digital Systems Development," Proc. Electro/76, Boston, Mass., May 1976, pp. 26.3.1-26.3.8.
• 5: Paul Losleben, Design validation in hierarchical systems, Proceedings of the 12th conference on Design automation, p.431-438, January 1975
• 6: Thomas M. McWilliams , Lawrence C. Widdoes, Jr., SCALD: Structured Computer-Aided Logic Design, Proceedings of the 15th conference on Design automation, p.271-277, June 19-21, 1978, Las Vegas, Nevada, United States
• 7: Thomas M. McWilliams , Lawrence C. Widdoes, Jr., The SCALD physical design subsystem, Proceedings of the 15th conference on Design automation, p.278-284, June 19-21, 1978, Las Vegas, Nevada, United States
• 8: A. E. Ruehli, Electrical considerations in the computer aided design of logic circuit interconnections, Proceedings of the 10th workshop on Design automation, p.262-266, June 25-27, 1973
• 9: S-1 Project Staff, "Advanced Digital Computing Technology Base Development for Navy Applications: The S-1 Project;" Prepared for the Naval Systems Division, Office of Naval Research, September 30, 1978. (UCID-18038)
• 10: S. A. Szygenda, TEGAS2—anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic, Proceedings of the 9th workshop on Design automation, p.116-127, June 26-28, 1972 [doi>10.1145/800153.804937]
• 11: W. M. vanCleemput, An hierarchical language for the structural description of digital systems, Proceedings of the 14th conference on Design automation, p.377-385, January 1977
• 12: Marvin A. Wold, Design verification and performance analysis, Proceedings of the 15th conference on Design automation, p.264-270, June 19-21, 1978, Las Vegas, Nevada, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Verification

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design, Performance, Verification