|
ABSTRACT
The complexity of the Discrete Fourier Transform (DFT) is studied with respect to a new model of computation appropriate to VLSI technology. This model focuses on two key parameters, the amount of silicon area and time required to implement a DFT on a single chip. Lower bounds on area (A) and time (T) are related to the number of points (N) in the DFT: AT2≥ N2/16. This inequality holds for any chip design based on any algorithm, and is nearly tight when T &equil; &thgr;(N1/2) or T &equil; &thgr;(log N). A more general lower bound is also derived: ATx &equil; &Ohgr;(N1+x/2), for 0≤×≤2.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
| |
3
|
Cutler, M. and Shiloach, Y. Permutation layout. Networks 8:253-278, 1978.
|
 |
4
|
M. R. Garey , D. S. Johnson , L. Stockmeyer, Some simplified NP-complete problems, Proceedings of the sixth annual ACM symposium on Theory of computing, p.47-63, April 30-May 02, 1974, Seattle, Washington, United States
[doi> 10.1145/800119.803884]
|
| |
5
|
Grigoryev, Y. An application of separability and independence notions for proving lower bounds on circuit complexity. In Notes of Scientific Seminars, Vol. 60. Sleklov Mathematical Institute, Leningrad Dept., (translation courtesy of J. E. Savage, Brown University), 1976.
|
| |
6
|
MacLane, Saunders and Birkhoff, Garrett, Algebra. The Macmillan Company, London, 1967.
|
| |
7
|
Mead, Carver and Rom, Martin. Cost and Performance of VLSI Computing Structures. Technical Report 1584, California Institute of Technology Computer Science Department, 1978.
|
| |
8
|
Moshell, Michael and Rothstein, Jerome. Parallel Recognition of Patterns: Insights from Formal Language Theory. International Conference on Parallel Processing, August, 1976.
|
 |
9
|
|
| |
10
|
Savage, J. E. and Swami, Sowmitri. Space-Time Tradeoffs in the FFT Algorithm. Technical Report TRCS-31, Brown University, August 1977.
|
| |
11
|
Sutherland, Ivan E. and Oestreicher, Donald. How big should a printed circuit board be?. IEEE Trans. Comput. C-22:537-542, May 1973.
|
| |
12
|
|
| |
13
|
|
| |
14
|
Winograd, S. On Computing the Discrete Fourier Transform. Technical Report RC 6291 (#27013), IBM T. J. Watson Research Center, November 1976.
|
CITED BY 80
|
|
|
|
|
Alok Aggarwal , Ashok Chandra , Prabhakar Raghavan, Energy consumption in VLSI circuits, Proceedings of the twentieth annual ACM symposium on Theory of computing, p.205-216, May 02-04, 1988, Chicago, Illinois, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Juraj Karhuäki , Sebastian Seibert , Juhani Karhumaki , Hartmut Klauck , Georg Schnitger, Communication complexity method for measuring nondeterminism in finite automata, Information and Computation, v.172 n.2, p.202-217, January 29, 2002
|
|
|
|
|
|
|
|
|
Amit Narayan , Jawahar Jain , M. Fujita , A. Sangiovanni-Vincentelli, Partitioned ROBDDs—a compact, canonical and efficiently manipulable representation for Boolean functions, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.547-554, November 10-14, 1996, San Jose, California, United States
|
|
|
|
|
|
András Hajnal , Wolfgang Maass , György Turán, On the communication complexity of graph properties, Proceedings of the twentieth annual ACM symposium on Theory of computing, p.186-191, May 02-04, 1988, Chicago, Illinois, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Chi-Hsiang Yeh , Behrooz Parhami , E. A. Varvarigos , H. Lee, VLSI layout and packaging of butterfly networks, Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures, p.196-205, July 09-13, 2000, Bar Harbor, Maine, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
S. Muthukrishnan , Mike Paterson , Süleyman Cenk Sahinalp , Torsten Suel, Compact grid layouts of multi-level networks, Proceedings of the thirty-first annual ACM symposium on Theory of computing, p.455-463, May 01-04, 1999, Atlanta, Georgia, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Shimon Even , S. Muthukrishnan , Michael S. Paterson , Süleyman Cenk Sahinalp, Layout of the batcher bitonic sorter (extended abstract), Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.172-181, June 28-July 02, 1998, Puerto Vallarta, Mexico
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
G. Bilardi , S. W. Hornick , M. Sarrafzadeh, Optimal VLSI architectures for multidimensional DFT, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.265-272, June 18-21, 1989, Santa Fe, New Mexico, United States
|
|
|
|
|
|
|
|