Communication In X-TREE, A Modular Multiprocessor System

ABSTRACT

A communication network for a tree-structured assembly (X-TREE) of single-chip processors is described, and considerations for selecting this particular approach are discussed. The communication links between the processors are high-speed, byte-parallel connections with an asynchronous handshaking protocol. Each node of X-TREE consists of a powerful processor, a switching network and a dedicated communications controller. The latter checks the availability of the links terminating in this node, supervises the creation and elimination of message channels and controls the routing and time multiplexing of concurrent messages over the same link. The switching network inside each X-NODE connects the external links with the internal processor via a fast multiplexed bus which is interfaced to each input/output port through fifo message buffers. Network topology, routing algorithm, addressing scheme, message format and communication hardware are discussed.

REFERENCES

• 1: Enslow,P.H.: Multiproessors & Parallel Processing, John Wiley & Sons, New York, 1974.
• 2: Kartashev,S.I. and Kartashev,S.P., Guest Editors of special issue on "Modular Computers and Networks", Computer, vol 11, no 7, July 1978, pp 7-106.
• 3: Wolfgang Händler , Fridolin Hofmann , Hans Jürgen Schneider, A general purpose array with a broad spectrum of applications, Computer Architecture, Workshop of the Gesellschaft für Informatik, p.311-335, May 22-23, 1995
• 4: R. G. Arnold , E. W. Page, A hierarchical, restructurable multi-microprocessor architecture, Proceedings of the 3rd annual symposium on Computer architecture, p.40-45, January 19-21, 1976
• 5: Swan,R.J., Fuller,S.H. and Siewiorek,D.P.: "Cm* - A Modular, Multi-Microprocessor", National Computer Conference, June 1977, Proc. pp 637-644.
• 6: Fuller, S.H.: et al: "Multi-Microprocessors: An Overview and Working Example", Proceedings of the IEEE, vol. 66, no. 2, Feb. 1978, pp 216-228.
• 7: Alvin M. Despain , David A. Patterson, X-Tree: A tree structured multi-processor computer architecture, Proceedings of the 5th annual symposium on Computer architecture, p.144-151, April 03-05, 1978 [doi>10.1145/800094.803041]
• 8: Despain, A.M. and Patterson,D.A.: "The Computer as a Component: Powerful Computer Systems from Monolithic Microprocessors" to be submitted to Comm. of ACM.
• 9: Suhler,P.A.: "X-SIM, A Dynamic Communication Simulator for the X-TREE Network: Report and Users Manual", masters report, University of California, Berkeley, June 11, 1978.
• 10: Chaney,T.J. et al: "Beware the Synchronizer" COMPCON-72, San Francisco, Sept. 12-14, 1972, Digest pp 317-319.
• 11: Chaney,T.J. and Molnar,C.E.: "Anomalous Behaviour of Synchronizer and Arbiter Circuits" IEEE Trans. on Computers, vol C-22, April 1973, pp 421-422.
• 12: John E. McNamara, Technical aspects of data communication (3rd ed.), Digital Press, Newton, MA, 1988

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS

General Terms:
Design, Theory

Keywords:
Address space, Communication, Computer network, Message format, Message routing, Modular computer, Multiprocessor, Routing algorithm, Single-chip processor, Switching network