|
ABSTRACT
The design of DIRECT, a multiprocessor organization for supporting relational data base management systems is presented. DIRECT has a MIMD (multiple instruction stream, multiple data stream) architecture. It can simultaneously support both intra-query and inter-query concurrency. The number of processors assigned to a query is dynamically determined by the priority of the query and the size of the relations it references. The size of a relation is not limited to that of the associative memory as in some previous data base machines. Concurrent updates are controlled through address translation tables which are maintained by a controlling processor. DIRECT is being implemented using LSI-11/03 microprocessors and CCD memories which are searched in an associative manner. A novel cross-point switch is used to connect the LSI-11 processors to the CCD memories. While cross-point switches have proven too expensive for use in general purpose parallel processors, their application in DIRECT demonstrates that these switches can be successfully used in specialized applications.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
Slotnick, D.L., "Logic per track devices" In Advances in Computers, Vol. 10, New York, Academic Press (1970), pp. 291-296.
|
| |
3
|
Parker, J.L., "A logic per track retrieval system," IFIP Congress (1971), pp. TA-4-146 to TA-4-150.
|
| |
4
|
Healy, L.D., Lipovski, G.J., and K.L. Doty, "The architecture of a context addressed segment-sequential storage," Proc. of 1972 FJCC, pp. 691-701.
|
| |
5
|
Parhami, B. "A highly parallel computing system for information retrieval," Proc. of 1972 FJCC, pp. 681-690.
|
| |
6
|
Minsky, N., "Rotating storage devices as partially associative memories," Proc. of 1972 FJCC, pp. 587-596.
|
 |
7
|
|
 |
8
|
|
 |
9
|
|
 |
10
|
|
| |
11
|
Ozkarahan, E.A., Schuster, S.A., and K.C. Smith, "RAP - An associative processor for data base management," Proceedings of the 1975 NCC, pp.379-386.
|
| |
12
|
Schuster, S.A., Ozkarahan, E.A., and K.C. Smith, "A virtual memory system for a relational associative processor," Proceedings of the 1976 NCC, pp. 855-862.
|
 |
13
|
|
| |
14
|
Held, G.D., Stonebraker. M.R., and E. Wong, "INGRES - a relational data base system," Proc. of 1975 NCC, Vol 44, May 1975, pp. 409-416.
|
 |
15
|
|
 |
16
|
|
 |
17
|
|
| |
18
|
Wulf, W.A. and G.C. Bell, "C.MMP - a multi-mini processor," Proceedings of the 1972 FJCC, Vol. 41, pp. 765-777.
|
CITED BY 18
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Sudhir K. Arora , S. R. Dumpala , K. C. Smith, WCRC: An ANSI SPARC machine architecture for data base management, Proceedings of the 8th annual symposium on Computer Architecture, p.373-387, May 12-14, 1981, Minneapolis, Minnesota, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Matthew C. Sejnowski , Edwin T. Upchurch , Rajan N. Kapur , Daniel P. S. Charlu , G. Jack Lipovski, An overview of the Texas reconfigurable array computer, Proceedings of the May 19-22, 1980, national computer conference, May 19-22, 1980, Anaheim, California
|
|