ACM Home Page
Please provide us with feedback. Feedback
Hardware algorithms for nonnumeric computation
Full text PdfPdf (993 KB)
Source International Symposium on Computer Architecture archive
Proceedings of the 5th annual symposium on Computer architecture table of contents
Pages: 8 - 16  
Year of Publication: 1978
Author
Sponsors
ACM: Association for Computing Machinery
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 12,   Downloads (12 Months): 24,   Citation Count: 8
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800094.803021
What is a DOI?

ABSTRACT

This paper is concerned with the design of hardware algorithms for nonnumeric computation. The subset of nonnumeric operations considered is derived from string processing languages such as SNOBOL or high-level data base languages used in data base management architectures. It is shown that cellular hardware can be designed to perform these operations on-line while the data is accessed from a rotating secondary storage medium. Being uniformly structured, the hardware could be implemented using LSI technology yielding an estimated pattern matching rate of about 100 million characters/sec. The proposed nonnumeric processor will find applications in the environment of parallel (or associative) data base management architecture, processing of large unstructured textual files, as a stand-alone microprocessor in digital communications which need simple search and update operations, or as a nonnumeric CPU that can be used along with the conventional CPU to expedite string processing operations.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
Amello, G.F., "Charge-coupled Devices for Memory Applications," AFIPS Conf. Proc. 44(1975), 515-522.
4
5
 
6
Buchholz, W. (Ed.), "Planning a Computer System," McGraw-Hill, 1962.
7
8
 
9
Copi, I.R., Elgot, C.C. and Wright, J.B., "Realization of Events by Logical Nets," in "Sequential Machines," E.F. Moore (Ed.), Addison-Wesley (1964), 175.
 
10
 
11
 
12
Fleck, A.C., "Formal Models for String Patterns," in Current Trends in Programming Methodology, vol. 4 (R. Yeh, Ed.), Prentice-Hall (in Press), 1978.
 
13
 
14
Gaines, R.S. and Lee, C.Y., "An Improved Cell Memory," IEEE Trans. Electron. Comput. 14(1965), 72.
 
15
Gillis, A.K. et al., "Holographic Memories—Fantasy or Reality?" AFIPS Conf. Proc. 44(1975), 535-539.
 
16
 
17
 
18
Healy, L.D., Lipovski, G.J. and Doty, K.L., "The Architecture of a Context Addressed Segment Sequential Storage," Proc. of FJCC, 1972, 691.
 
19
Hughes, W.C. et al., "BEAMOS, A New Electronic Digital Memory," AFIPS Conf. Proc. 44(May 1975), 541-548.
 
20
Hunt, J.W. and McIllroy, M.D., "An Algorithm for Differential File Comparison," Computing Science Technical Report #41, Bell Laboratories, Murray Hill, June, 1976.
 
21
Karlowsky, I., Leilich, H.O. and Steige, G., "A Search Processor Proposal for Data Base Applications," Elektronische Rechenanlagen, 17(June 1975), 108-118 (in German; abstract in Computer Abstracts, 19, 9(Sept. 1975), 194).
 
22
Kautz, W.H., "Programmable Cellular Logic," in Recent Developments in Switching Theory, A. Mukhopadhyay (Ed.), Academic Press, 1971.
 
23
Kleene, S.C., "Realization of Events in Nerve Nets and Finite Automata," in "Automata Studies," C.E. Shannon and J. McCarthy (Eds.), Princeton, N.J., 1956.
 
24
 
25
Knuth, D.E., Morris, J.H. and Pratt, V.R., "Fast Pattern Matching in Strings," SIAM J. Comput. 6, 2(June 1977), 323-350.
 
26
Kuck, D.J., Lawrie, D.H. and Sameh, A.H. (Eds.), "High Speed Computer and Algorithm Organization," Proc. Symp. High Speed Computer and Algorithm Organization, Univ. of Illinois, April 13-15, 1977, Academic Press.
 
27
Lee, C.Y. and Paul, M.C., "A Content Addressable Distributed Logic Memory with Applications to Information Retrieval," Proc. IEEE (June 1963), 924.
28
 
29
Lorin, H., "Sorting and Sort Systems," Addison-Wesley (1975).
30
 
31
Minsky, N., "Rotating Storage Devices as Partially Associative Memories," Proc. ACM SIGFIDET Workshop on Data Description, Access, and Control, 1972.
 
32
Mukhopadhyay, A. and Stone, H.S., "Cellular Logic," in "Recent Developments in Switching Theory," Academic Press (1971), A. Mukhopadhyay (Ed.).
 
33
Ozkarahan, E.A., Schuster, S.A. and Smith, K.C., "RAP—An Associative Processor for Data Base Management," NCC, 1975.
 
34
Parhami, B., "A Highly Parallel Computer System for Information Retrieval," Proc. FJCC, 1972.
 
35
Parker, J.L., "A Logic Per Track Retrieval Systems," IFIP Congress, 1971.
 
36
Rivest, R.L., "On the Worst-Case Behavior of String-Searching Algorithms," SIAM J. Comput. (Dec. 1977), 669.
 
37
 
38
Slade, A.E. and McMahon, "A Cryotron Catalog Memory System," Proc. FJCC, 1960, 120.
 
39
Slotnik, D.L., "Logic Per Track Devices," Advances in Computers, Academic Press (1970).
40
41
 
42
Thurber, K.J., "Large Scale Computer Architecture: Parallel and Associative Processors," Hayden Book Co. (1976).
 
43
Unger, S.H., "A Computer Oriented Toward Spatial Problems," Proc. IRE, 46(Oct. 1958), 1744.
 
44
Vranesic, Z.G. and Zaky, S.G., "Nonnumeric Applications of Microprocessors," Proc. IEEE, 64, 6 (June 1976).
 
45
Ypma, J.E., "Bubble Domain Memory Systems," AFIPS Conf. Proc. 44(May 1975), 523-528.
46